


### Description

With an IDE interface and strong data retention ability, 40-Pin IDE Flash Modules (Horizontal) are ideal for use in the harsh environments where Industrial PCs, Set-Top Boxes, etc. are used.

#### **Placement**



#### **Features**

- RoHS compliant products
- Storage Capacity: 128MB ~ 8GB
- Operating Voltage: 3.3V ±5% or 5V ±10%
- Operating Temperature: 0°C ~ 70°C
- Endurance: 2,000,000 Program/Erase cycles
- MTBF: 1,000,000 hours
- Durability of Connector: 10,000 times
- Fully compatible with devices and OS that support the IDE standard (pitch = 2.54mm)
- Built-in ECC function assures high reliability of data transfer
- Supports up to Ultra DMA Mode 4
- Supports Multiword DMA mode 0~4
- Supports PIO Mode 6
- Built-in enhanced wear-leveling algorithm
- Support Security command
- Support S.M.A.R.T (Self-defined)

#### **Dimensions**

1

Side	Millimeters	Inches
А	$55.00 \pm 0.15$	2.165 ± 0.006
В	$30.40\pm0.15$	1.197 ± 0.006
С	9.10 ± 0.20	0.358 ± 0.008



#### **Pin Assignments**

Pin	Pin	Pin	Pin	Pin Pin		Pin	Pin
No.	Name	No.	Name	No.	Name	No.	Name
01	-RESET	11	HD3	21	DMARQ	31	IREQ
02	GND	12	HD12	22	GND	32	IOIS16B
03	HD7	13	HD2	23	IOWB	33	HA1
04	HD8	14	HD13	24	GND	34	PDIAGB
05	HD6	15	HD1	25	IORB	35	HA0
06	HD9	16	HD14	26	GND	36	HA2
07	HD5	17	HD0	27	IORDY	37	CE1B
80	HD10	18	HD15	28	NC	38	CE2B
09	HD4	19	GND	29	-DMACK	39	DASPB
10	HD11	20	VCC	30	GND	40	GND

#### **Input Power**

The 40-Pin IDE Flash Module offers 2 ways to get input power, either via the small power cord or through Pin 20 of the IDE connector. If Pin 20 of the IDE connector is defined as NC (No Connect), then the 40-Pin IDE Flash Module must be directly connected to your system's power supply. If Pin 20 of the IDE connector is defined as VCC, then the 40-Pin IDE Flash Module can get necessary power without use of the power cord.

#### **Pin Definition**


Symbol	Function							
HD0 ~ HD15	Data Bus (Bi-directional)							
HA0 ~ HA2	Address Bus (Input)							
-RESET	Device Reset (Input)							
IORB	Device I/O Read (Input)							
IOWB	Device I/O Write (Input)							
IOIS16B	Transfer Type 8/16 bit (Output)							
CE1B, CE2B	Chip Select (Input)							
PDIAGB	Pass Diagnostic (Bi-directional)							
DASPB	Disk Active/Slave Present							
DAGI B	(Bi-directional)							
DMARQ	DMA request							
DMACK-	DMA acknowledge							
IREQ	Interrupt Request (Output)							
NC	No Connection							
GND	Ground							
VCC	Vcc Power Input							

### Pin Layout

#### Male





#### **Female**





### **SW1-switch function**






### **SW2-switch function and Power connector**






#### **Block Diagram**

#### With 1 pcs of Flash Memory:




#### With 2 pcs of Flash Memory:






PCB Dimension (unit: mm)

### **TOP Side IDE 40pin Female (Default)**




TOP Side IDE 40pin Male










### BOT Side IDE 40pin Male





**Absolute Maximum Ratings** 

Symbol	Parameter	Min	Max	Unit
VDD-VSS	DC Power Supply	-0.6	+6	V
Та	Operating Temperature	0	+70	°C
Tst	Storage Temperature	-40	+85	°C

### **DC Characteristics**


### $(Ta=0 °C to +70 °C, Vcc = 5.0V \pm 10\%)$

Parameter	Symbol	Min	Max	Unit	Remark
Supply Voltage	$V_{CC}$	4.5	5.5	V	
High level output voltage	V <sub>OH</sub>	V <sub>CC</sub> -0.8		V	
Low level output voltage	$V_{OL}$	1	0.8	V	
High level input voltage	\/	4.0		V	Non-schmitt trigger
High level input voltage	V <sub>IH</sub>	2.92		V	Schmitt trigger <sup>1</sup>
Low lovel input voltage	\/	1	0.8	V	Non-schmitt trigger
Low level input voltage	$V_{IL}$		1.70	V	Schmitt trigger <sup>1</sup>

### $(Ta=0 \, ^{\circ}C \, to +70 \, ^{\circ}C, \, Vcc = 3.3V \, \pm 5\%)$

Parameter	Symbol	Min	Max	Unit	Remark
Supply Voltage	$V_{CC}$	3.135	3.465	V	
High level output voltage	V <sub>OH</sub>	V <sub>CC</sub> -0.8		V	
Low level output voltage	$V_{OL}$	1	0.8	V	
High level input voltage	V	2.4		V	Non-schmitt trigger
nigii ievei iriput voitage	V <sub>IH</sub>	2.05		V	Schmitt trigger <sup>1</sup>
Low lovel input voltage	\ \/		0.6	V	Non-schmitt trigger
Low level input voltage	$V_{IL}$	-1	1.25	V	Schmitt trigger <sup>1</sup>







### True IDE PIO Mode Read/Write Timing

	Item	Mode	Mode	Mode	Mode	Mode	Mode	Mode
	item	0	1	2	3	4	5	6
$t_0$	Cycle time (min) <sup>1</sup>	600	383	240	180	120	100	80
$t_1$	Address Valid to -IORD/-IOWR setup (min)	70	50	30	30	25	15	10
$t_2$	-IORD/-IOWR (min) 1	165	125	100	80	70	65	55
$t_2$	-IORD/-IOWR (min) Register (8 bit)	290	290	290	80	70	65	55
t <sub>2i</sub>	-IORD/-IOWR recovery time (min)				70	25	25	20
$t_3$	-IOWR data setup (min)	60	45	30	30	20	20	15
$t_4$	-IOWR data hold (min)	30	20	15	10	10	5	5
t <sub>5</sub>	-IORD data setup (min)	50	35	20	20	20	15	10
t <sub>6</sub>	-IORD data hold (min)	5	5	5	5	5	5	5
t <sub>6Z</sub>	-IORD data tristate (max) <sup>2</sup>	30	30	30	30	30	20	20
t <sub>7</sub>	Address valid to IOCS16 assertion (max) 4	90	50	40	N/A	N/A	N/A	N/A
t <sub>8</sub>	Address valid to IOCS16 released (max) 4	60	45	30	N/A	N/A	N/A	N/A
t <sub>9</sub>	-IORD/-IOWR to address valid hold	20	15	10	10	10	10	10
$t_{RD}$	Read Data Valid to IORDY active (min), if	0	0	0	0	0	0	0
	IORDY initially low after tA	U	U	U	U	U	U	U
$t_A$	IORDY Setup time <sup>3</sup>	35	35	35	35	35	N/A <sup>5</sup>	N/A <sup>5</sup>
t <sub>B</sub>	IORDY Pulse Width (max)	1250	1250	1250	1250	1250	N/A <sup>5</sup>	N/A <sup>5</sup>
t <sub>C</sub>	IORDY assertion to release (max)	5	5	5	5	5	N/A <sup>5</sup>	N/A <sup>5</sup>

Notes: All timings are in nanoseconds. The maximum load on -IOCS16 is 1 LSTTL with a 50 pF (40pF below 120nsec Cycle Time) total load. All times are in nanoseconds. Minimum time from -IORDY high to -IORD high is 0 nsec, but minimum -IORD width shall still be met.

- (1)  $t_0$  is the minimum total cycle time,  $t_2$  is the minimum command active time, and  $t_{2i}$  is the minimum command recovery time or command inactive time. The actual cycle time equals the sum of the actual command active time and the actual command inactive time. The three timing requirements of  $t_0$ ,  $t_2$ , and  $t_{2i}$  shall be met. The minimum total cycle time requirement is greater than the sum of  $t_2$  and  $t_{2i}$ . This means a host implementation can lengthen either or both  $t_2$  or  $t_{2i}$  to ensure that  $t_0$  is equal to or greater than the value reported in the device's identify device data.
- (2) This parameter specifies the time from the negation edge of -IORD to the time that the data bus is released by the device.
- (3) The delay from the activation of -IORD or -IOWR until the state of IORDY is first sampled. If IORDY is inactive then the host shall wait until IORDY is active before the PIO cycle can be completed. If the device is not driving IORDY negated at t<sub>A</sub> after the activation of -IORD or -IOWR, then t<sub>5</sub> shall be met and t<sub>RD</sub> is not applicable. If the device is driving IORDY negated at the time t<sub>A</sub> after the activation of -IORD or -IOWR, then t<sub>RD</sub> shall be met and t5 is not applicable.
- (4) t<sub>7</sub> and t<sub>8</sub> apply only to modes 0, 1 and 2. For other modes, this signal is not valid.
- (5) IORDY is not supported in this mode.



### True IDE PIO Mode Timing Diagram




Figure 1: True IDE PIO Mode Timing Diagram

#### Notes:

- (1) Device address consists of -CS0, -CS1, and A[02::00]
- (2) Data consists of D[15::00] (16-bit) or D[07::00] (8 bit)
- (3) -IOCS16 is shown for PIO modes 0, 1 and 2. For other modes, this signal is ignored.
- (4) The negation of IORDY by the device is used to extend the PIO cycle. The determination of whether the cycle is to be extended is made by the host after t<sub>A</sub> from the assertion of -IORD or -IOWR. The assertion and negation of IORDY is described in the following three cases:
  - (4-1) Device never negates IORDY: No wait is generated.
  - (4-2) Device starts to drive IORDY low before t<sub>A</sub>, but causes IORDY to be asserted before t<sub>A</sub>: No wait generated.
  - (4-3) Device drives IORDY low before  $t_A$ : wait generated. The cycle completes after IORDY is reasserted. For cycles where a wait is generated and -IORD is asserted, the device shall place read data on D15-D00 for  $t_{RD}$  before causing IORDY to be asserted.



### True IDE Multiword DMA Mode Read/Write Timing Specification

	Marra.	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4
	Item	(ns)	(ns)	(ns)	(ns)	(ns)
t <sub>0</sub>	Cycle time (min) <sup>1</sup>	480	150	120	100	80
t <sub>D</sub>	-IORD / -IOWR asserted width(min) 1	215	80	70	65	55
t <sub>E</sub>	-IORD data access (max)	150	60	50	50	45
t <sub>F</sub>	-IORD data hold (min)	5	5	5	5	5
t <sub>G</sub>	-IORD/-IOWR data setup (min)	100	30	20	15	10
t <sub>H</sub>	-IOWR data hold (min)	20	15	10	5	5
tı	DMACK to -IORD/-IOWR setup (min)	0	0	0	0	0
tJ	-IORD / -IOWR to -DMACK hold (min)	20	5	5	5	5
t <sub>KR</sub>	-IORD negated width (min) 1	50	50	25	25	20
t <sub>KW</sub>	-IOWR negated width (min) 1	215	50	25	25	20
t <sub>LR</sub>	-IORD to DMARQ delay (max)	120	40	35	35	35
t <sub>LW</sub>	-IOWR to DMARQ delay (max)	40	40	35	35	35
t <sub>M</sub>	CS(1:0) valid to –IORD / -IOWR	50	30	25	10	5
t <sub>N</sub>	CS(1:0) hold	15	10	10	10	10
t <sub>Z</sub>	-DMACK	20	25	25	25	25

#### Notes:

(1)  $t_0$  is the minimum total cycle time and  $t_D$  is the minimum command active time, while  $t_{KR}$  and  $t_{KW}$  are the minimum command recovery time or command inactive time for input and output cycles respectively. The actual cycle time equals the sum of the actual command active time and the actual command inactive time. The three timing requirements of  $t_0$ ,  $t_D$ ,  $t_{KR}$ , and  $t_{KW}$  shall be met. The minimum total cycle time requirement is greater than the sum of  $t_D$  and  $t_{KR}$  or  $t_{KW}$ .for input and output cycles respectively. This means a host implementation can lengthen either or both of  $t_D$  and either of  $t_{KR}$ , and  $t_{KW}$  as needed to ensure that  $t_0$  is equal to or greater than the value reported in the device's identify device data.



### True IDE Multiword DMA Mode Read/Write Timing Diagram




Figure 2: True IDE Multiword DMA Mode Read/Write Timing Diagram

#### Notes:

- (1) If the Card cannot sustain continuous, minimum cycle time DMA transfers, it may negate DMARQ within the time specified from the start of a DMA transfer cycle to suspend the DMA transfers in progress and reassert the signal at a later time to continue the DMA operation.
- (2) This signal may be negated by the host to suspend the DMA transfer in progress.



### **Ultra DMA Mode Read/Write Timing Specification**

Ultra DMA is an optional data transfer protocol used with the READ DMA, and WRITE DMA, commands. When this protocol is enabled, the Ultra DMA protocol shall be used instead of the Multiword DMA protocol when these commands are issued by the host. This protocol applies to the Ultra DMA data burst only. When this protocol is used there are no changes to other elements of the ATA protocol.

UDMA Signal	Туре	TRUE IDE MODE UDMA
DMARQ	Output	DMARQ
DMACK	Input	-DMACK
STOP	Input	STOP <sup>1</sup>
HDMARDY(R)	lanut	-HDMARDY <sup>1,2</sup>
HSTROBE(W)	Input	HSTROBE(W) <sup>1,3,4</sup>
DDMARDY(W)	Output	-DDMARDY(W) <sup>1,3</sup>
DSTROBE(R)	Output	DSTROBE(R) <sup>1,2,4</sup>
DATA	Bidir	D[15:00]
ADDRESS	Input	A[02:00] <sup>5</sup>
CSEL	input	-CSEL
INTRQ	Output	INTRQ
Card Calact	lanut	-CS0
Card Select	Input	-CS1

Notes: 1) The UDMA interpretation of this signal is valid only during an Ultra DMA data burst.

- 2) The UDMA interpretation of this signal is valid only during and Ultra DMA data burst during a DMA Read command.
- 3) The UDMA interpretation of this signal is valid only during an Ultra DMA data burst during a DMA Write command.
- 4) The HSTROBE and DSTROBE signals are active on both the rising and the falling edge.
- 5) Address lines 03 through 10 are not used in True IDE mode.

Several signal lines are redefined to provide different functions during an Ultra DMA data burst. These lines assume their UDMA definitions when:

- 1. an Ultra DMA mode is selected, and
- 2. a host issues a READ DMA, or a WRITE DMA command requiring data transfer, and
- 3. the device asserts (-)DMARQ, and
- 4. the host asserts (-)DMACK.

These signal lines revert back to the definitions used for non-Ultra DMA transfers upon the negation of -DMACK by the host at the termination of an Ultra DMA data burst.

With the Ultra DMA protocol, the STROBE signal that latches data from D[15:00] is generated by the



same agent (either host or device) that drives the data onto the bus. Ownership of D[15:00] and this data strobe signal are given either to the device during an Ultra DMA data-in burst or to the host for an Ultra DMA data-out burst.

During an Ultra DMA data burst a sender shall always drive data onto the bus, and, after a sufficient time to allow for propagation delay, cable settling, and setup time, the sender shall generate a STROBE edge to latch the data. Both edges of STROBE are used for data transfers so that the frequency of STROBE is limited to the same frequency as the data.

Words in the IDENTIFY DEVICE data indicate support of the Ultra DMA feature and the Ultra DMA modes the device is capable of supporting. The Set transfer mode subcommand in the SET FEATURES command shall be used by a host to select the Ultra DMA mode at which the system operates. The Ultra DMA mode selected by a host shall be less than or equal to the fastest mode of which the device is capable. Only one Ultra DMA mode shall be selected at any given time. All timing requirements for a selected Ultra DMA mode shall be satisfied. Devices supporting any Ultra DMA mode shall also support all slower Ultra DMA modes.

An Ultra DMA capable device shall retain the previously selected Ultra DMA mode after executing a software reset sequence or the sequence caused by receipt of a DEVICE RESET command if a SET FEATURES disable reverting to defaults command has been issued. The device may revert to a Multiword DMA mode if a SET FEATURES enable reverting to default has been issued. An Ultra DMA capable device shall clear any previously selected Ultra DMA mode and revert to the default non-Ultra DMA modes after executing a power-on or hardware reset.

Both the host and device perform a CRC function during an Ultra DMA data burst. At the end of an Ultra DMA data burst the host sends its CRC data to the device. The device compares its CRC data to the data sent from the host. If the two values do not match, the device reports an error in the error register. If an error occurs during one or more Ultra DMA data bursts for any one command, the device shall report the first error that occurred. If the device detects that a CRC error has occurred before data transfer for the command is complete, the device may complete the transfer and report the error or abort the command and report the error.

NOTE – If a data transfer is terminated before completion, the assertion of INTRQ should be passed through to the host software driver regardless of whether all data requested by the command has been transferred.



### **Ultra DMA Data Burst Timing Requirements**

Name	UDMA I	Mode 0	UDMA	Mode 1	UDMA	Mode 2	UDMA	Mode 3	UDMA	Mode 4	Measure location	
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	(See Note 2)	
t <sub>2CYCTYP</sub>	240		160		120		90		60		Sender	
t <sub>CYC</sub>	112		73		54		39		25		Note 3	
t <sub>2CYC</sub>	230		153		115		86		57		Sender	
$t_{DS}$	15.0		10.0		7.0		7.0		5.0		Recipient	
$t_{DH}$	5.0		5.0		5.0		5.0		5.0		Recipient	
$t_{DVS}$	70.0		48.0		31.0		20.0		6.7		Sender	
t <sub>DVH</sub>	6.2		6.2		6.2		6.2		6.2		Sender	
t <sub>CS</sub>	15.0		10.0		7.0		7.0		5.0		Device	
t <sub>CH</sub>	5.0		5.0		5.0		5.0		5.0		Device	
t <sub>CVS</sub>	70.0		48.0		31.0		20.0		6.7		Host	
t <sub>CVH</sub>	6.2		6.2		6.2		6.2		6.2		Host	
t <sub>ZFS</sub>	0		0		0		0		0		Device	
t <sub>DZFS</sub>	70.0		48.0		31.0		20.0		6.7		Sender	
t <sub>FS</sub>		230		200		170		130		120	Device	
$t_{LI}$	0	150	0	150	0	150	0	100	0	100	Note 4	
t <sub>MLI</sub>	20		20		20		20		20		Host	
t <sub>UI</sub>	0		0		0		0		0		Host	
t <sub>AZ</sub>		10		10		10		10		10	Note 5	
t <sub>ZAH</sub>	20		20		20		20		20		Host	
t <sub>ZAD</sub>	0		0		0		0		0		Device	
t <sub>ENV</sub>	20	70	20	70	20	70	20	55	20	55	Host	
t <sub>RFS</sub>		75		70		60		60		60	Sender	
t <sub>RP</sub>	160		125		100		100		100		Recipient	
t <sub>IORDYZ</sub>		20		20		20		20	20		Device	
t <sub>ZIORDY</sub>	0		0		0		0		0		Device	
t <sub>ACK</sub>	20		20		20		20		20		Host	
t <sub>SS</sub>	50		50		50		50		50		Sender	

Notes: All Timings in ns

- (1) All timing measurement switching points (low to high and high to low) shall be taken at 1.5 V.
- (2) All signal transitions for a timing parameter shall be measured at the connector specified in the measurement location column. For example, in the case of t<sub>RFS</sub>, both STROBE and -DMARDY transitions are measured at the sender connector.
- (3) The parameter t<sub>CYC</sub> shall be measured at the recipient's connector farthest from the sender.
- (4) The parameter t<sub>LI</sub> shall be measured at the connector of the sender or recipient that is responding to an incoming transition from the recipient or sender respectively. Both the incoming signal and the outgoing response shall be measured at the same connector.
- (5) The parameter  $t_{AZ}$  shall be measured at the connector of the sender or recipient that is driving the bus but must release the bus to allow for a bus turnaround.
- (6) See Page 14 the AC Timing requirements in Ultra DMA AC Signal Requirements.



### **Ultra DMA Data Burst Timing Descriptions**

Name	Comment	Notes
t <sub>2CYCTYP</sub>	Typical sustained average two cycle time	
t <sub>CYC</sub>	Cycle time allowing for asymmetry and clock variations (from STROBE edge to STROBE edge)	
t <sub>2CYC</sub>	Two cycle time allowing for clock variations (from rising edge to next rising edge or from falling edge to next falling edge of STROBE)	
$t_{DS}$	Data setup time at recipient (from data valid until STROBE edge)	2,
t <sub>DH</sub>	Data hold time at recipient (from STROBE edge until data may become invalid)	2,
t <sub>DVS</sub>	Data valid setup time at sender (from data valid until STROBE edge)	3
t <sub>DVH</sub>	Data valid hold time at sender (from STROBE edge until data may become invalid)	3
t <sub>CS</sub>	CRC word setup time at device	2
t <sub>CH</sub>	CRC word hold time device	2
t <sub>CVS</sub>	CRC word valid setup time at host (from CRC valid until -DMACK negation)	3
t <sub>CVH</sub>	CRC word valid hold time at sender (from -DMACK negation until CRC may become invalid)	3
t <sub>ZFS</sub>	Time from STROBE output released-to-driving until the first transition of critical timing.	
t <sub>DZFS</sub>	Time from data output released-to-driving until the first transition of critical timing.	
t <sub>FS</sub>	First STROBE time (for device to first negate DSTROBE from STOP during a data in burst)	
t <sub>LI</sub>	Limited interlock time	1
t <sub>MLI</sub>	Interlock time with minimum	1
t <sub>UI</sub>	Unlimited interlock time	1
t <sub>AZ</sub>	Maximum time allowed for output drivers to release (from asserted or negated)	
t <sub>ZAH</sub>	Minimum delay time required for output	
t <sub>ZAD</sub>	drivers to assert or negate (from released)	
t <sub>ENV</sub>	Envelope time (from -DMACK to STOP and -HDMARDY during data in burst initiation and from DMACK to STOP during data out burst initiation)	
t <sub>RFS</sub>	Ready-to-final-STROBE time (no STROBE edges shall be sent this long after negation of -DMARDY)	
t <sub>RP</sub>	Ready-to-pause time (that recipient shall wait to pause after negating -DMARDY)	
t <sub>IORDYZ</sub>	Maximum time before releasing IORDY	
t <sub>ZIORDY</sub>	Minimum time before driving IORDY	4,
t <sub>ACK</sub>	Setup and hold times for -DMACK (before assertion or negation)	
t <sub>SS</sub>	Time from STROBE edge to negation of DMARQ or assertion of STOP (when sender	
	terminates a burst)	

#### Notes:

- (1) The parameters t<sub>UI</sub>, t<sub>MLI</sub> (in Page 19: Ultra DMA Data-In Burst Device Termination Timing and Page 20: Ultra DMA Data-In Burst Host Termination Timing), and t<sub>LI</sub> indicate sender-to-recipient or recipient-to-sender interlocks,i.e., one agent (either sender or recipient) is waiting for the other agent to respond with a signal before proceeding.t<sub>UI</sub> is an unlimited interlock that has no maximum time value. t<sub>ML</sub>I is a limited time-out that has a defined maximum.
- (2) 80-conductor cabling (see see ATA specification :Annex A)) shall be required in order to meet setup ( $t_{DS}$ ,  $t_{CS}$ ) and hold ( $t_{DH}$ ,  $t_{CH}$ ) times in modes greater than 2.
- (3) Timing for t<sub>DVS</sub>, t<sub>DVH</sub>, t<sub>CVS</sub> and t<sub>CVH</sub> shall be met for lumped capacitive loads of 15 and 40 pF at the connector where the Data and STROBE signals have the same capacitive load value. Due to reflections on the cable, these timing measurements are not valid in a normally functioning system.
- (4) For all timing modes the parameter t<sub>ZIORDY</sub> may be greater than t<sub>ENV</sub> due to the fact that the host has a pull-up on IORDY-giving it a known state when released.



### Ultra DMA Sender and Recipient IC Timing Requirements

Name	UDMA Mo	de 0 (ns)	UDMA Mode 1 (ns)		UDMA Mode 2 (ns)		UDMA Mode 3 (ns)		UDMA Mode 4 (ns)		
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>DSIC</sub>	14.7		9.7		6.8		6.8		4.8		
t <sub>DHIC</sub>	4.8		4.8		4.8		4.8		4.8		
t <sub>DVSIC</sub>	72.9		50.9		33.9		22.6		9.5		
t <sub>DVHIC</sub>	9.0		9.0		9.0		9.0		9.0		
t <sub>DSIC</sub>	Recipient I	C data se	etup time (	from data	valid until S	STROBE e	dge) (see	note 2)			
t <sub>DHIC</sub>	Recipient I	Recipient IC data hold time (from STROBE edge until data may become invalid) (see note 2)									
t <sub>DVSIC</sub>	Sender IC	Sender IC data valid setup time (from data valid until STROBE edge) (see note 3)									
tovuic	Sender IC	data valid	hold time	(from ST	ROBE eda	until data	may bec	ome invalid	I) (see not	<u> </u>	

#### Notes:

- (1) All timing measurement switching points(low to high and high to low) shall be taken at 1.5 V.
- (2) The correct data value shall be captured by the recipient given input data with a slew rate of 0.4 V/ns rising and falling and the input STROBE with a slew rate of 0.4 V/ns rising and falling at t<sub>DSIC</sub> and t<sub>DHIC</sub> timing (as measured through 1.5 V).
- (3) The parameters t<sub>DVSIC</sub> and t<sub>DVHIC</sub> shall be met for lumped capacitive loads of 15 and 40 pF at the IC where all signals have the same capacitive load value. Noise that may couple onto the output signals from external sources has not been included in these values.

### **Ultra DMA AC Signal Requirements**

Name	Comment	Min[V/ns]	Max [V/ns]	Note
S <sub>RISE</sub>	Rising Edge Slew Rate for any signal		1.25	1
S <sub>FALL</sub>	Falling Edge Slew Rate for any signal		1.25	1

#### Note:

(1) The sender shall be tested while driving an 18 inch long, 80 conductor cable with PVC insulation material. The signal under test shall be cut at a test point so that it has not trace, cable or recipient loading after the test point. All other signals should remain connected through to the recipient. The test point may be located at any point between the sender's series termination resistor and one half inch or less of conductor exiting the connector. If the test point is on a cable conductor rather than the PCB, an adjacent ground conductor shall also be cut within one half inch of the connector.

The test load and test points should then be soldered directly to the exposed source side connectors. The test loads consist of a 15 pF or a 40 pF, 5%, 0.08 inch by 0.05 inch surface mount or smaller size capacitor from the test point to ground. Slew rates shall be met for both capacitor values.


Measurements shall be taken at the test point using a <1 pF, >100 Kohm, 1 Ghz or faster probe and a 500 MHz or faster oscilloscope. The average rate shall be measured from 20% to 80% of the settled VOH level with data transitions at least 120 nsec apart. The settled VOH level shall be measured as the average output high level under the defined testing conditions from 100 nsec after 80% of a rising edge until 20% of the subsequent falling edge.



### Initiating an Ultra DMA Data-In Burst

- (a) An Ultra DMA Data-In burst is initiated by following the steps lettered below. The timing diagram is shown in below: Ultra DMA Data-In Burst Initiation Timing. The associated timing parameters are specified in Page 12: Ultra DMA Data Burst Timing Requirements and are described in Page 13: Ultra DMA Data Burst Timing Descriptions.
- (b) The following steps shall occur in the order they are listed unless otherwise specifically allowed:
- (c) The host shall keep -DMACK in the negated state before an Ultra DMA data burst is initiated.
- (d) The device shall assert DMARQ to initiate an Ultra DMA data burst. After assertion of DMARQ the device shall not negate DMARQ until after the first negation of DSTROBE.
- (e) Steps (c), (d), and (e) may occur in any order or at the same time. The host shall assert STOP.
- (f) The host shall negate -HDMARDY.
- (g) In True IDE mode, the host shall not assert -CS0, -CS1 and A[02:00].
- (h) Steps (c), (d), and (e) shall have occurred at least t<sub>ACK</sub> before the host asserts -DMACK. The host shall keep -DMACK asserted until the end of an Ultra DMA data burst.
- (i) The host shall release D[15:00] within t<sub>AZ</sub> after asserting -DMACK.
- (j) The device may assert DSTROBE t<sub>ZIORDY</sub> after the host has asserted -DMACK. While operating in True IDE mode, once the device has driven DSTROBE, the device shall not release DSTROBE until after the host has negated -DMACK at the end of an Ultra DMA data burst.
- (k) The host shall negate STOP and assert -HDMARDY within  $t_{\text{ENV}}$  after asserting -DMACK. After negating STOP and asserting -HDMARDY, the host shall not change the state of either signal until after receiving the first transition of DSTROBE from the device (i.e., after the first data word has been received).
- (I) The device shall drive D[15:00] no sooner than  $t_{ZAD}$  after the host has asserted -DMACK, negated STOP, and asserted -HDMARDY.
- (m) The device shall drive the first word of the data transfer onto D[15:00]. This step may occur when the device first drives D[15:00] in step (i).
- (n) To transfer the first word of data the device shall negate DSTROBE within t<sub>FS</sub> after the host has negated STOP and asserted -HDMARDY. The device shall negate DSTROBE no sooner than t<sub>DVS</sub> after driving the first word of data onto D[15:00].





### ALL WAVEFORMS IN THIS DIAGRAM ARE SHOWN WITH THE ASSERTED STATE HIGH. NEGATIVE TRUE SIGNALS APPEAR INVERTED ON THE BUS RELATIVE TO THE DIAGRAM.

#### Notes:

The definitions for the IORDY:-DDMARDY:DSTROBE, -IORD: -HDMARDY:HSTROBE, and -IOWR:STOP signal lines are not in effect until DMARQ and -DMACK are asserted. A[02:00], -CS0 & -CS1 are True IDE mode signal definitions.




### Sustaining an Ultra DMA Data-In Burst

An Ultra DMA Data-In burst is sustained by following the steps lettered below. The timing diagram is shown in below: Sustained Ultra DMA Data-In Burst Timing. The timing parameters are specified in Page 12: Ultra DMA Data Burst Timing Requirements and are described in Page 13: Ultra DMA Data Burst Timing Descriptions.

The following steps shall occur in the order they are listed unless otherwise specifically allowed:

- a) The device shall drive a data word onto D[15:00].
- b) The device shall generate a DSTROBE edge to latch the new word no sooner than  $t_{\text{DVS}}$  after changing the state of D[15:00]. The device shall generate a DSTROBE edge no more frequently than  $t_{\text{CYC}}$  for the selected Ultra DMA mode. The device shall not generate two rising or two falling DSTROBE edges more frequently than  $2t_{\text{cyc}}$  for the selected Ultra DMA mode.
- c) The device shall not change the state of D[15:00] until at least t<sub>DVH</sub> after generating a DSTROBE edge to latch the data.
- d) The device shall repeat steps (a), (b), and (c) until the data transfer is complete or an Ultra DMA data burst is paused, whichever occurs first.



Notes: D[15:00] and DSTROBE signals are shown at both the host and the device to emphasize that cable settling time as well as cable propagation delay shall not allow the data signals to be considered stable at the host until some time after they are driven by the device.




### Host Pausing an Ultra DMA Data-In Burst

The host pauses a Data-In burst by following the steps lettered below. A timing diagram is shown in below: Ultra DMA Data-In Burst Host Pause Timing. The timing parameters are specified in Page 12: Ultra DMA Data Burst Timing Requirements and are described in Page 13: Ultra DMA Data Burst Timing Descriptions.

The following steps shall occur in the order they are listed unless otherwise specifically allowed:

- (a) The host shall not pause an Ultra DMA data burst until at least one data word of an Ultra DMA data burst has been transferred.
- (b) The host shall pause an Ultra DMA data burst by negating -HDMARDY.
- (c) The device shall stop generating DSTROBE edges within t<sub>RFS</sub> of the host negating -HDMARDY.
- (d) While operating in Ultra DMA modes 2, 1, or 0 the host shall be prepared to receive zero, one or two additional data words after negating -HDMARDY. While operating in Ultra DMA modes 4 or 3 the host shall be prepared to receive zero, one, two or three additional data words. The additional data words are a result of cable round trip delay and t<sub>RFS</sub> timing for the device.
- (e) The host shall resume an Ultra DMA data burst by asserting -HDMARDY.



ALL WAVEFORMS IN THIS DIAGRAM ARE SHOWN WITH THE ASSERTED STATE HIGH.
NEGATIVE TRUE SIGNALS APPEAR INVERTED ON THE BUS RELATIVE TO THE DIAGRAM.

#### Notes:

- (1) The host may assert STOP to request termination of the Ultra DMA data burst no sooner than t<sub>RP</sub> after -HDMARDY is negated.
- (2) After negating -HDMARDY, the host may receive zero, one, two, or three more data words from the device.
- (3) The bus polarity of the (-) DMARQ and (-)DMACK signals is dependent on the active interface mode.




### **Device Terminating an Ultra DMA Data-In Burst**

The device terminates an Ultra DMA Data-In burst by following the steps lettered below. The timing diagram is shown in below: Ultra DMA Data-In Burst Device Termination Timing. The timing parameters are specified in Page 12: Ultra DMA Data Burst Timing Requirements and are described in Page 13: Ultra DMA Data Burst Timing Descriptions.

The following steps shall occur in the order they are listed unless otherwise specifically allowed:

- (a) The device shall not pause an Ultra DMA data burst until at least one data word of an Ultra DMA data burst has been transferred.
- (b) The device shall pause an Ultra DMA data burst by not generating DSTROBE edges.
- (c) NOTE The host shall not immediately assert STOP to initiate Ultra DMA data burst termination when the device stops generating STROBE edges. If the device does not negate DMARQ, in order to initiate Ultra DMA data burst termination, the host shall negate -HDMARDY and wait t<sub>RP</sub> before asserting STOP.
- (d) The device shall resume an Ultra DMA data burst by generating a DSTROBE edge.



ALL WAVEFORMS IN THIS DIAGRAM ARE SHOWN WITH THE ASSERTED STATE HIGH.
NEGATIVE TRUE SIGNALS APPEAR INVERTED ON THE BUS RELATIVE TO THE DIAGRAM.

Notes: The definitions for the STOP, HDMARDY, and DSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated. A[02:00], -CS0 & -CS1 are True IDE mode signal definitions.



### Host Terminating an Ultra DMA Data-In Burst


The host terminates an Ultra DMA Data-In burst by following the steps lettered below. The timing diagram is shown in below: Ultra DMA Data-In Burst Host Termination Timing. The timing parameters are specified in Page 12: Ultra DMA Data Burst Timing Requirements and are described in Page 13: Ultra DMA Data Burst Timing Descriptions.

The following steps shall occur in the order they are listed unless otherwise specifically allowed:

- (a) The host shall not initiate Ultra DMA data burst termination until at least one data word of an Ultra DMA data burst has been transferred.
- (b) The host shall initiate Ultra DMA data burst termination by negating -HDMARDY. The host shall continue to negate -HDMARDY until the Ultra DMA data burst is terminated.
- (c) The device shall stop generating DSTROBE edges within t<sub>RFS</sub> of the host negating -HDMARDY
- (d) While operating in Ultra DMA modes 2, 1, or 0 the host shall be prepared to receive zero, one or two additional data words after negating -HDMARDY. While operating in Ultra DMA modes 4 or 3 the host shall be prepared to receive zero, one, two or three additional data words. The additional data words are a result of cable round trip delay and t<sub>RFS</sub> timing for the device.
- (e) The host shall assert STOP no sooner than t<sub>RP</sub> after negating -HDMARDY. The host shall not negate STOP again until after the Ultra DMA data burst is terminated.
- (f) The device shall negate DMARQ within t<sub>□</sub> after the host has asserted STOP. The device shall not assert DMARQ again until after the Ultra DMA data burst is terminated.
- (g) If DSTROBE is negated, the device shall assert DSTROBE within t<sub>Ll</sub> after the host has asserted STOP. No data shall be transferred during this assertion. The host shall ignore this transition on DSTROBE. DSTROBE shall remain asserted until the Ultra DMA data burst is terminated.
- (h) The device shall release D[15:00] no later than  $t_{AZ}$  after negating DMARQ.
- (i) The host shall drive D[15:00] no sooner than t<sub>ZAH</sub> after the device has negated DMARQ. For this step, the host may first drive D[15:00] with the result of its CRC calculation (see ATA specification Ultra DMA CRC Calculation).
- (j) If the host has not placed the result of its CRC calculation on D[15:00] since first driving D[15:00] during (9), the host shall place the result of its CRC calculation on D[15:00] (see ATA specification Ultra DMA CRC Calculation).
- (k) The host shall negate -DMACK no sooner than t<sub>MLI</sub> after the device has asserted DSTROBE and negated DMARQ and the host has asserted STOP and negated -HDMARDY, and no sooner than t<sub>DVS</sub> after the host places the result of its CRC calculation on D[15:00].
- (I) The device shall latch the host's CRC data from D[15:00] on the negating edge of -DMACK.
- (m) The device shall compare the CRC data received from the host with the results of its own CRC calculation. If a miscompare error occurs during one or more Ultra DMA data burst for any one command, at the end of the command, the device shall report the first error that occurred (see ATA specification Ultra DMA CRC Calculation)
- (n) While operating in True IDE mode, the device shall release DSTROBE within t<sub>IORDYZ</sub> after the host negates -DMACK.
- (o) The host shall neither negate STOP nor assert -HDMARDY until at least t<sub>ACK</sub> after the host has negated -DMACK.



(p) In True IDE mode, the host shall not assert -IORD, -CS0, -CS1, nor A[02:00] until at least t<sub>ACK</sub> after negating DMACK.



ALL WAVEFORMS IN THIS DIAGRAM ARE SHOWN WITH THE ASSERTED STATE HIGH.
NEGATIVE TRUE SIGNALS APPEAR INVERTED ON THE BUS RELATIVE TO THE DIAGRAM.

Notes: The definitions for the STOP, HDMARDY, and DSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated. A[02:00], -CS0 & -CS1 are True IDE mode signal definitions.




### **Initiating an Ultra DMA Data-Out Burst**

An Ultra DMA Data-out burst is initiated by following the steps lettered below. The timing diagram is shown in below: Ultra DMA Data-Out Burst Initiation Timing. The timing parameters are specified in Page 12: Ultra DMA Data Burst Timing Requirements and are described in Page 13:Ultra DMA Data Burst Timing Descriptions.

The following steps shall occur in the order they are listed unless otherwise specifically allowed:

- (a) The host shall keep -DMACK in the negated state before an Ultra DMA data burst is initiated.
- (b) The device shall assert DMARQ to initiate an Ultra DMA data burst.
- (c) Steps (c), (d), and (e) may occur in any order or at the same time. The host shall assert STOP.
- (d) The host shall assert HSTROBE.
- (e) In True IDE mode, the host shall not assert -CS0, -CS1, nor A[02:00].
- (f) Steps (c), (d), and (e) shall have occurred at least t<sub>ACK</sub> before the host asserts -DMACK. The host shall keep -DMACK asserted until the end of an Ultra DMA data burst.
- (g) The device may negate -DDMARDY t<sub>ZIORDY</sub> after the host has asserted -DMACK. While operating in True IDE mode, once the device has negated -DDMARDY, the device shall not release -DDMARDY until after the host has negated DMACK at the end of an Ultra DMA data burst.
- (h) The host shall negate STOP within  $t_{\text{ENV}}$  after asserting -DMACK. The host shall not assert STOP until after the first negation of HSTROBE.
- (i) The device shall assert -DDMARDY within t<sub>LI</sub> after the host has negated STOP. After asserting DMARQ and -DDMARDY the device shall not negate either signal until after the first negation of HSTROBE by the host.
- (j) The host shall drive the first word of the data transfer onto D[15:00]. This step may occur any time during Ultra DMA data burst initiation.
- (k) To transfer the first word of data: the host shall negate HSTROBE no sooner than t<sub>UI</sub> after the device has asserted -DDMARDY. The host shall negate HSTROBE no sooner than t<sub>DVS</sub> after the driving the first word of data onto D[15:00].





ALL WAVEFORMS IN THIS DIAGRAM ARE SHOWN WITH THE ASSERTED STATE HIGH.
NEGATIVE TRUE SIGNALS APPEAR INVERTED ON THE BUS RELATIVE TO THE DIAGRAM.

Note: The definitions for the STOP, DDMARDY, and HSTROBE signal lines are not in effect until DMARQ and DMACK are asserted. A[02:00], -CS0 & -CS1 are True IDE mode signal definitions.




### Sustaining an Ultra DMA Data-Out Burst

An Ultra DMA Data-Out burst is sustained by following the steps lettered below. The timing diagram is shown in below: Sustained Ultra DMA Data-Out Burst Timing. The associated timing parameters are specified in Page 12: Ultra DMA Data Burst Timing Requirements and are described in Page 13: Ultra DMA Data Burst Timing Descriptions.

The following steps shall occur in the order they are listed unless otherwise specifically allowed:

- (a) The host shall drive a data word onto D[15:00].
- (b) The host shall generate an HSTROBE edge to latch the new word no sooner than t<sub>DVS</sub> after changing the state of D[15:00]. The host shall generate an HSTROBE edge no more frequently than t<sub>CYC</sub> for the selected Ultra DMA mode. The host shall not generate two rising or falling HSTROBE edges more frequently than 2t<sub>cyc</sub> for the selected Ultra DMA mode.
- (c) The host shall not change the state of D[15:00] until at least t<sub>DVH</sub> after generating an HSTROBE edge to latch the data.
- (d) The host shall repeat steps (a), (b), and (c) until the data transfer is complete or an Ultra DMA data burst is paused, whichever occurs first.



Note: Data (D[15:00]) and HSTROBE signals are shown at both the device and the host to emphasize that cable settling time as well as cable propagation delay shall not allow the data signals to be considered stable at the device until some time after they are driven by the host.




### **Device Pausing an Ultra DMA Data-Out Burst**

The device pauses an Ultra DMA Data-Out burst by following the steps lettered below. The timing diagram is shown in below: Ultra DMA Data-Out Burst Device Pause Timing. The timing parameters are specified in Page 12: Ultra DMA Data Burst Timing Requirements and are described in Page 13: Ultra DMA Data Burst Timing Descriptions.

The following steps shall occur in the order they are listed unless otherwise specifically allowed:

- (a) The device shall not pause an Ultra DMA data burst until at least one data word of an Ultra DMA data burst has been transferred.
- (b) The device shall pause an Ultra DMA data burst by negating -DDMARDY.
- (c) The host shall stop generating HSTROBE edges within t<sub>RFS</sub> of the device negating -DDMARDY.
- (d) While operating in Ultra DMA modes 2, 1, or 0 the device shall be prepared to receive zero, one or two additional data words after negating -HDMARDY. While operating in Ultra DMA modes 4 or 3 the device shall be prepared to receive zero, one, two or three additional data words. The additional data words are a result of cable round trip delay and t<sub>RFS</sub> timing for the device.
- (e) The device shall resume an Ultra DMA data burst by asserting -DDMARDY.



ALL WAVEFORMS IN THIS DIAGRAM ARE SHOWN WITH THE ASSERTED STATE HIGH.
NEGATIVE TRUE SIGNALS APPEAR INVERTED ON THE BUS RELATIVE TO THE DIAGRAM.

#### Notes:

- (1) The device may negate DMARQ to request termination of the Ultra DMA data burst no sooner than t<sub>RP</sub> after -DDMARDY is negated.
- (2) After negating -DDMARDY, the device may receive zero, one, two, or three more data words from the host.




### **Device Terminating an Ultra DMA Data-Out Burst**

The device terminates an Ultra DMA Data-Out burst by following the steps lettered below. The timing diagram for the operation is shown in below: Ultra DMA Data-Out Burst Device Termination Timing. The timing parameters are specified in Page 12: Ultra DMA Data Burst Timing Requirements and are described in Page 13: Ultra DMA Data Burst Timing Descriptions.

The following steps shall occur in the order they are listed unless otherwise specifically allowed:

- (a) The device shall not initiate Ultra DMA data burst termination until at least one data word of an Ultra DMA data burst has been transferred.
- (b) The device shall initiate Ultra DMA data burst termination by negating -DDMARDY.
- (c) The host shall stop generating an HSTROBE edges within t<sub>RFS</sub> of the device negating -DDMARDY.
- (d) While operating in Ultra DMA modes 2, 1, or 0 the device shall be prepared to receive zero, one or two additional data words after negating -HDMARDY. While operating in Ultra DMA modes 4 or 3 the device shall be prepared to receive zero, one, two or three additional data words. The additional data words are a result of cable round trip delay and t<sub>RFS</sub> timing for the device.
- (e) The device shall negate DMARQ no sooner than  $t_{RP}$  after negating -DDMARDY. The device shall not assert DMARQ again until after the Ultra DMA data burst is terminated.
- (f) The host shall assert STOP within t<sub>LI</sub> after the device has negated DMARQ. The host shall not negate STOP again until after the Ultra DMA data burst is terminated.
- (g) If HSTROBE is negated, the host shall assert HSTROBE within t<sub>L</sub> after the device has negated DMARQ. No data shall be transferred during this assertion. The device shall ignore this transition of HSTROBE. HSTROBE shall remain asserted until the Ultra DMA data burst is terminated.
- (h) The host shall place the result of its CRC calculation on D[15:00] (see ATA specification Ultra DMA CRC Calculation).
- (i) The host shall negate -DMACK no sooner than  $t_{MLI}$  after the host has asserted HSTROBE and STOP and the device has negated DMARQ and -DDMARDY, and no sooner than  $t_{DVS}$  after placing the result of its CRC calculation on D[15:00].
- (j) The device shall latch the host's CRC data from D[15:00] on the negating edge of -DMACK.
- (k) The device shall compare the CRC data received from the host with the results of its own CRC calculation. If a miscompare error occurs during one or more Ultra DMA data bursts for any one command, the device shall report the first error that occurred (see ATA specification Ultra DMA CRC Calculation).
- (I) While operating in True IDE mode, the device shall release DSTROBE within t<sub>IORDYZ</sub> after the host negates -DMACK.
- (m) The host shall not negate STOP nor assert –HDMARDY until at least t<sub>ACK</sub> after negating -DMACK.
- (n) In True IDE mode, the host shall not assert -IOWR, -CS0, -CS1, nor A[02:00] until at least t<sub>ACK</sub> after negating DMACK.





ALL WAVEFORMS IN THIS DIAGRAM ARE SHOWN WITH THE ASSERTED STATE HIGH.
NEGATIVE TRUE SIGNALS APPEAR INVERTED ON THE BUS RELATIVE TO THE DIAGRAM.

Note: The definitions for the STOP, DDMARDY, and HSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated. A00-A02, -CS0 & -CS1 are True IDE mode signal definitions.




### Host Terminating an Ultra DMA Data-Out Burst

Termination of an Ultra DMA Data-Out burst by the host is shown in below: Ultra DMA Data-Out Burst Host Termination Timing while timing parameters are specified in Page 12: Ultra DMA Data Burst Timing Requirements and timing parameters are described in Page 13: Ultra DMA Data Burst Timing Descriptions.

The following steps shall occur in the order they are listed unless otherwise specifically allowed:

- (a) The host shall initiate termination of an Ultra DMA data burst by not generating HSTROBE edges.
- (b) The host shall assert STOP no sooner than t<sub>SS</sub> after it last generated an HSTROBE edge. The host shall not negate STOP again until after the Ultra DMA data burst is terminated.
- (c) The device shall negate DMARQ within t<sub>L</sub> after the host asserts STOP. The device shall not assert DMARQ again until after the Ultra DMA data burst is terminated.
- (d) The device shall negate -DDMARDY within t<sub>L</sub> after the host has negated STOP. The device shall not assert -DDMARDY again until after the Ultra DMA data burst termination is complete.
- (e) If HSTROBE is negated, the host shall assert HSTROBE within t<sub>LI</sub> after the device has negated DMARQ. No data shall be transferred during this assertion. The device shall ignore this transition on HSTROBE. HSTROBE shall remain asserted until the Ultra DMA data burst is terminated.
- (f) The host shall place the result of its CRC calculation on D[15:00] (see ATA specification Ultra DMA CRC Calculation).
- (g) The host shall negate -DMACK no sooner than  $t_{MLI}$  after the host has asserted HSTROBE and STOP and the device has negated DMARQ and -DDMARDY, and no sooner than  $t_{DVS}$  after placing the result of its CRC calculation on D[15:00].
- (h) The device shall latch the host's CRC data from D[15:00] on the negating edge of -DMACK.
- (i) The device shall compare the CRC data received from the host with the results of its own CRC calculation. If a miscompare error occurs during one or more Ultra DMA data bursts for any one command, at the end of the command, the device shall report the first error that occurred (see ATA specification Ultra DMA CRC Calculation).
- (j) While operating in True IDE mode, the device shall release -DDMARDY within t<sub>IORDYZ</sub> after the host has negated -DMACK.
- (k) The host shall neither negate STOP nor negate HSTROBE until at least t<sub>ACK</sub> after negating -DMACK.
- (I) In True IDE mode, the host shall not assert -IOWR, -CS0, -CS1, nor A[02:00] until at least t<sub>ACK</sub> after negating DMACK..





ALL WAVEFORMS IN THIS DIAGRAM ARE SHOWN WITH THE ASSERTED STATE HIGH.
NEGATIVE TRUE SIGNALS APPEAR INVERTED ON THE BUS RELATIVE TO THE DIAGRAM.

Notes: The definitions for the STOP, DDMARDY, and HSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated. A[02:00], -CS0 & -CS1 are True IDE mode signal definitions.



#### **IDENTIFY DEVICE information**

The Identify Device command enables the host to receive parameter information from the device. This command has the same protocol as the Read Sector(s) command. The parameter words in the buffer have the arrangement and meanings defined in Table as below. All reserved bits or words are zero. Hosts should not depend on Obsolete words in Identify Device containing 0. Table below specifies each field in the data returned by the Identify Device Command. In Table as below, X indicates a numeric nibble value specific to the card and aaaa indicates an ASCII string specific to the particular drive.

Word Address	Default Value	Total Bytes	Data Field Type Information
0	044Ah	2	General configuration – Bit Significant with ATA-4 definitions.
1	XXXXh	2	Default number of cylinders
2	0000h	2	Reserved
3	00XXh	2	Default number of heads
4	0000h	2	Obsolete
5	0000h	2	Obsolete
6	XXXXh	2	Default number of sectors per track
7-8	XXXXh	4	Number of sectors per card (Word 7 = MSW, Word 8 = LSW)
9	XXXXh	2	Obsolete
10-19	aaaa	20	Serial number in ASCII (Right Justified)
20	0000h	2	Obsolete
21	0000h	2	Obsolete
22	0004h	2	Number of ECC bytes passed on Read/Write Long Commands
23-26	aaaa	8	Firmware revision in ASCII. Big Endian Byte Order in Word
27-46	aaaa	40	Model number in ASCII (Left Justified) Big Endian Byte Order in Word
47	XXXXh	2	Maximum number of sectors on Read/Write Multiple command
48	0000h	2	Reserved
49	XX00h	2	Capabilities
50	0000h	2	Reserved



Word Address	Default Value	Total Bytes	Data Field Type Information
51	0200h	2	PIO data transfer cycle timing mode
52	0000h	2	Obsolete
53	000Xh	2	Field Validity
54	XXXXh	2	Current numbers of cylinders
55	XXXXh	2	Current numbers of heads
56	XXXXh	2	Current sectors per track
57-58	XXXXh	4	Current capacity in sectors (LBAs)(Word 57 = LSW, Word 58 = MSW)
59	01XXh	2	Multiple sector setting
60-61	XXXXh	4	Total number of sectors addressable in LBA Mode
62	0000h	2	Reserved
63	0X0Xh	2	Multiword DMA transfer. In PC Card modes this value shall be 0h
64	0003h	2	Advanced PIO modes supported
65	XXXXh	2	Minimum Multiword DMA transfer cycle time per word. In PC Card modes this value shall be 0h
66	XXXXh	2	Recommended Multiword DMA transfer cycle time. In PC Card modes this value shall be 0h
67	XXXXh	2	Minimum PIO transfer cycle time without flow control
68	XXXXh	2	Minimum PIO transfer cycle time with IORDY flow control
69-79	0000h	20	Reserved
80-81	0000h	4	Reserved – CF cards do not return an ATA version
82-84	XXXXh	6	Features/command sets supported
85-87	XXXXh	6	Features/command sets enabled
88	001Fh	2	Ultra DMA Mode Supported and Selected (UDMA mode 0 ~ 4)
89	XXXXh	2	Time required for Security erase unit completion
90	XXXXh	2	Time required for Enhanced security erase unit completion
91	XXXXh	2	Current Advanced power management value
92-127	0000h	72	Reserved
128	XXXXh	2	Security status
129-159	0000h	64	Vendor unique bytes
160	XXXXh	2	Power requirement description
161	0000h	2	Reserved for assignment by the CFA
162	0000h	2	Key management schemes supported
163	XXXXh	2	CF Advanced True IDE Timing Mode Capability and Setting
164	XXXXh	2	CF Advanced PC Card I/O and Memory Timing Mode Capability
165-167	0000h	6	Reserved for assignment by the CFA
168-255	0000h	158	Reserved



### **Command Set**

	Command	Code	FR	sc	SN	CY	DH	LBA	Status	Note
1	Check Power Mode	E5 or 98h	-	-	-	-	Υ	_	Support	
2	Execute Drive Diagnostic	90h	-	-	-	-	Υ	_	Support	
3	Erase Sector	C0h	_	Υ	Υ	Υ	Υ	Υ	Support	
4	Flush Cache	E7h	-	-	-	-	Υ	_	Not Support	#3
5	Format Track	50h	-	Υ	-	Υ	Υ	Υ	Support	
6	Identify Device	ECh	-	-	-	-	Υ	_	Support	
7	Idle	E3h or 97h	-	Υ	-	-	Υ	_	Support	
8	Idle Immediate	E1h or 95h	-	-	-	-	Υ	-	Support	
9	Initialize Drive Parameters	91h	-	Υ	-	-	Υ	_	Support	
10	Key Management Structure Read	B9 (Feature 0-127)	Υ	Y	Y	Y	Υ	-	NOT Support	#1
11	Key Management Read Keying Material	B9 (Feature 80)	Υ	Υ	Υ	Y	Υ	-	NOT Support	#1
12	Key Management Change Key Management Value	B9 (Feature 81)	Y	Y	Y	Y	Υ	_	NOT Support	#1
13	NOP	00h	_	-	-	-	Υ	_	NOT Support	
14	Read Buffer	E4h	-	-	-	-	Υ	_	Support	
15	Read DMA	C8h	-	Υ	Υ	Υ	Υ	Υ	Support	
16	Read Long Sector	22h or 23h	-		Υ	Υ	Υ	Υ	NOT Support	#2
17	Read Multiple	C4h	-	Υ	Υ	Υ	Υ	Υ	Support	
18	Read Sector(s)	20h or 21h	ı	Υ	Υ	Υ	Υ	Υ	Support	
19	Read Verify Sector(s)	40h or 41h	ı	Υ	Υ	Υ	Υ	Υ	Support	
20	Recalibrate	1Xh	ı	-	-	-	Υ	-	Support	
21	Request Sense	03h	-	_	_	_	Υ	-	Support	
22	Security Disable Password	F6h	_	-	_	-	Y	-	Support	
23	Security Erase Prepare	F3h	-	-	-	_	Υ	_	Support	
24	Security Erase Unit	F4h	-	-	-	-	Υ	_	Support	
25	Security Freeze Lock	F5h	ı	1	1	ı	Υ	-	Support	
26	Security Set Password	F1h	-	-	-	_	Υ	_	Support	



27	Security Unlock	F2h	_		_		Y	_	Support	
28	Seek	7Xh	_	_	Y	Y	Y	Y	Support	
20	Seek	7 / 11	_	_	ī	T	ı	ī	Support	
29	Set Feature	EFh	Υ	_	_	_	Υ	_	Support	
30	Set Multiple Mode	C6h	_	Υ	-	-	Υ	-	Support	
31	Set Sleep Mode	E6h or 99h	_	-	-	-	Υ	_	Support	
32	Standby	E2 or 96h	_	-	-	-	Υ	-	Support	
33	Standby Immediate	E0 or 94h	-	-	Í	-	Υ	-	Support	
34	Translate Sector	87h	_	Υ	Υ	Υ	Υ	Υ	Support	
35	Wear Level	F5h	_	-	-	-	Υ	-	Support	
36	Write Buffer	E8h	-	-	Í	-	Υ	-	Support	
37	Write DMA	CAh	-	Υ	Υ	Υ	Υ	Υ	Support	
38	Write Long Sector	32h or 33h	-	-	Υ	Υ	Υ	Υ	Not Support	#2
39	Write Multiple	C5h	_	Υ	Υ	Υ	Υ	Υ	Support	
40	Write Multiple w/o Erase	CDh	_	Υ	Υ	Υ	Υ	Υ	Support	
41	Write Sector(s)	30h or 31h	_	Υ	Υ	Υ	Υ	Υ	Support	
42	Write Sector(s) w/o Erase	38h	_	Υ	Υ	Υ	Υ	Υ	Support	
43	Write Verify	3Ch	-	Υ	Υ	Υ	Υ	Υ	Support	

#1: This command is optional, depending on the key Management scheme in use.

#2: Use of this command is not recommended.

#3: The controller doesn't have cache.

#### **Definitions**

FR = Features Register

SC =Sector Count register (00H to FFH, 00H means 256 sectors)

SN = Sector Number register

CY = Cylinder Low/High register

DH = Head No. (0 to 15) of Drive/Head register

LBA = Logic Block Address Mode Support

- = Not used for the command

Y = Used for the command



### **SMART Command Set**

#### SMART Command Set

SMART Feature Register Values									
D0h	Oh Read Data D4h Execute OFF-LINE Immediate								
D1h	Read Attribute Threshold	D8h	Enable SMART Operations						
D2h	Enable/Disable Autosave	D9h	Disable SMART Operations						
D3h	Save Attribute Values	DAh	Return Status						

<sup>1.</sup> If reserved size is below the Threshold, the status can be read from Cylinder register by Return Status command (DAh).

#### SMART Data Structure

BYTE	F/V	Decription
0-1	Χ	Revision code
2-361	Χ	Vendor specific
362	V	Off line data collection status
363	Χ	Self-test execution status byte
364-365	V	Total time in seconds to complete off-line data collection activity
366	Χ	Vendor specific
367	F	Off-line data collection capability
368-369	F	SMART capability
370	F	Error logging capability
		7-1 Reserved
		0 1=Device error logging supported
371	Χ	Vendor specific
372	F	Short self-test routine recommended polling time (in minutes)
373	F	Extended self-test routine recommended polling time (in minutes)
374	F	Conveyance self-test routine recommended polling time (in minutes)
375-385	R	Reserved
386-395	F	Date Code
396	V	Number of MU in device (0~n)
397+(n*6)	V	MU number
398+(n*6)	V	MU data block
400+(n*6)	V	MU spare block



401+(n*6)	V	Init. Bad block
402+(n*6)	V	Last Defect Bad block ( Newest state)
511	V	Data structure checksum

F=the content of the byte is fixed and does not change.

V=the content of the byte is variable and may change depending on the state of the device or the commands executed by the device.

X=the content of the byte is vendor specific and may be fixed or variable.

R=the content of the byte is reserved and shall be zero.


\* 4 Byte value : [MSB] [2] [1] [LSB]

#### **Capacity Specifications:**

Transcend P/N	Capacity	Cylinder (C)	Head (H)	Sector (S)
TS128MDOM40H-S	128MB	248	16	63
TS256MDOM40H-S	256MB	496	16	63
TS512MDOM40H-S	512MB	993	16	63
TS1GDOM40H-S	1GB	1942	16	63
TS2GDOM40H-S	2GB	3884	16	63
TS4GDOM40H-S	4GB	7769	16	63
TS8GDOM40H-S	8GB	15538	16	63



### **Ordering Information**



The above technical information is based on industry standard data and has been tested to be reliable. However, Transcend makes no warranty, either expressed or implied, as to its accuracy and assumes no liability in connection with the use of this product. Transcend reserves the right to make changes to the specifications at any time without prior notice.

