


## N- and P-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY				
	V <sub>DS</sub> (V)	R <sub>DS(on)</sub> ( $\Omega$ )	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (Typ.)
N-Channel	20	0.036 at V <sub>GS</sub> = 4.5 V	4 <sup>g</sup>	6.5 nC
		0.041 at V <sub>GS</sub> = 2.5 V	4 <sup>g</sup>	
		0.050 at V <sub>GS</sub> = 1.8 V	4 <sup>g</sup>	
P-Channel	- 20	0.100 at V <sub>GS</sub> = - 4.5 V	- 4 <sup>g</sup>	6.2 nC
		0.120 at V <sub>GS</sub> = - 2.5 V	- 4 <sup>g</sup>	
		0.156 at V <sub>GS</sub> = - 1.8 V	- 3.8	



Marking Code  
EH XXX  
Lot Traceability and Date Code  
Part # Code

Ordering Information: Si5515CDC-T1-E3 (Lead (Pb)-free)

### FEATURES


- TrenchFET® Power MOSFETs
- 100 % R<sub>g</sub> Tested




RoHS  
COMPLIANT

### APPLICATIONS

- Load Switch for Portable Devices



N-Channel MOSFET



P-Channel MOSFET

### ABSOLUTE MAXIMUM RATINGS T<sub>A</sub> = 25 °C, unless otherwise noted

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage	V <sub>DS</sub>	20	- 20	V
Gate-Source Voltage	V <sub>GS</sub>		± 8	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	I <sub>D</sub>	4 <sup>g</sup>	- 4 <sup>g</sup>	A
		4 <sup>g</sup>	- 3.8	
		4 <sup>b, c, g</sup>	- 3.1 <sup>b, c</sup>	
		4 <sup>b, c, g</sup>	- 2.5 <sup>b, c</sup>	
Pulsed Drain Current	I <sub>DM</sub>	20	- 10	
Source Drain Current Diode Current	I <sub>S</sub>	2.6	- 2.6	
		1.7 <sup>b, c</sup>	- 1.7 <sup>b, c</sup>	
Maximum Power Dissipation	P <sub>D</sub>	3.1	3.1	W
		2.0	2.0	
		2.1 <sup>b, c</sup>	1.3 <sup>b, c</sup>	
		1.3 <sup>b, c</sup>	0.8 <sup>b, c</sup>	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150		°C
Soldering Recommendations (Peak Temperature) <sup>d, e</sup>		260		

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	N-Channel		P-Channel		Unit
		Typ.	Max.	Typ.	Max.	
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 5 s	R <sub>thJA</sub>	50	60	77	95
Maximum Junction-to-Foot (Drain)	Steady State	R <sub>thJF</sub>	30	40	33	40

Notes:

- a. Based on T<sub>C</sub> = 25 °C.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 5 s.
- d. See Reliability Manual for profile. The ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under Steady State conditions is 110 °C/W for N-Channel and 130 °C/W for P-Channel.
- g. Package limited.

**SPECIFICATIONS**  $T_J = 25^\circ\text{C}$ , unless otherwise noted

Parameter	Symbol	Test Conditions	Min.	Typ. <sup>a</sup>	Max.	Unit	
<b>Static</b>							
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	N-Ch	20		V	
		$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	P-Ch	- 20			
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = 250 \mu\text{A}$	N-Ch	18		$\text{mV}/^\circ\text{C}$	
		$I_D = -250 \mu\text{A}$	P-Ch	- 19			
$V_{GS(\text{th})}$ Temperature Coefficient	$\Delta V_{GS(\text{th})}/T_J$	$I_D = 250 \mu\text{A}$	N-Ch	- 2.7			
		$I_D = -250 \mu\text{A}$	P-Ch	2.5			
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	N-Ch	0.4	0.8	V	
		$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	P-Ch	- 0.4	- 0.8		
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$	N-Ch		100	nA	
			P-Ch		- 100		
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch		1	$\mu\text{A}$	
		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch		- 1		
		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$	N-Ch		10		
		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$	P-Ch		- 10		
On-State Drain Current <sup>b</sup>	$I_{D(\text{on})}$	$V_{DS} \geq 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	N-Ch	20		A	
		$V_{DS} \leq -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	P-Ch	- 10			
Drain-Source On-State Resistance <sup>b</sup>	$R_{DS(\text{on})}$	$V_{GS} = 4.5 \text{ V}, I_D = 6.0 \text{ A}$	N-Ch		0.030	$\Omega$	
		$V_{GS} = -4.5 \text{ V}, I_D = -3.1 \text{ A}$	P-Ch		0.083		
		$V_{GS} = 2.5 \text{ V}, I_D = 5.6 \text{ A}$	N-Ch		0.034		
		$V_{GS} = -2.5 \text{ V}, I_D = -2.8 \text{ A}$	P-Ch		0.100		
		$V_{GS} = 1.8 \text{ V}, I_D = 5.1 \text{ A}$	N-Ch		0.040		
		$V_{GS} = -1.8 \text{ V}, I_D = -2.5 \text{ A}$	P-Ch		0.130		
Forward Transconductance <sup>b</sup>	$g_{fs}$	$V_{DS} = 10 \text{ V}, I_D = 6.0 \text{ A}$	N-Ch		22.4	S	
		$V_{DS} = -10 \text{ V}, I_D = -3.1 \text{ A}$	P-Ch		9.5		
<b>Dynamic<sup>a</sup></b>							
Input Capacitance	$C_{iss}$	N-Channel $V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$ P-Channel $V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch		632	$\text{pF}$	
			P-Ch		455		
Output Capacitance	$C_{oss}$		N-Ch		80		
			P-Ch		70		
Reverse Transfer Capacitance	$C_{rss}$		N-Ch		40		
			P-Ch		54		
Total Gate Charge	$Q_g$	$V_{DS} = 10 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 6.0 \text{ A}$	N-Ch		7.5	$\text{nC}$	
		$V_{DS} = -10 \text{ V}, V_{GS} = -5 \text{ V}, I_D = -3.1 \text{ A}$	P-Ch		7		
Gate-Source Charge	$Q_{gs}$	N-Channel $V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 6.0 \text{ A}$ P-Channel $V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -3.1 \text{ A}$	N-Ch		6.5	$\text{nC}$	
			P-Ch		6.2		
Gate-Drain Charge	$Q_{gd}$		N-Ch		1.1		
			P-Ch		0.85		
Gate Resistance	$R_g$	$f = 1 \text{ MHz}$	N-Ch		0.9	$\Omega$	
			P-Ch		1.75		
			N-Ch	0.66	3.3	6.6	$\Omega$
			P-Ch	1.22	6.1	12.2	







<b>SPECIFICATIONS</b> $T_J = 25^\circ\text{C}$ , unless otherwise noted									
Parameter	Symbol	Test Conditions			Min.	Typ. <sup>a</sup>	Max.	Unit	
<b>Dynamic<sup>a</sup></b>									
Turn-On Delay Time	$t_{d(on)}$	N-Channel $V_{DD} = 10 \text{ V}$ , $R_L = 2.1 \Omega$ $I_D \geq 4.8 \text{ A}$ , $V_{GEN} = 8 \text{ V}$ , $R_g = 1 \Omega$	N-Ch		3.5	7		ns	
Rise Time	$t_r$		P-Ch		3	6			
Turn-Off Delay Time	$t_{d(off)}$		N-Ch		8	18			
Fall Time	$t_f$		P-Ch		11	17			
Turn-On Delay Time	$t_{d(on)}$		N-Ch		18	27			
Rise Time	$t_r$		P-Ch		21	32			
Turn-Off Delay Time	$t_{d(off)}$		N-Ch		8	16			
Fall Time	$t_f$		P-Ch		6	12			
<b>Drain-Source Body Diode Characteristics</b>									
Continuous Source-Drain Diode Current	$I_S$	$T_C = 25^\circ\text{C}$	N-Ch			2.6		A	
Pulse Diode Forward Current <sup>a</sup>	$I_{SM}$		P-Ch			-2.6			
Body Diode Voltage	$V_{SD}$	$I_S = 4.8 \text{ A}$ , $V_{GS} = 0 \text{ V}$	N-Ch			0.8	1.2	V	
		$I_S = -2.4 \text{ A}$ , $V_{GS} = 0 \text{ V}$	P-Ch			-0.8	-1.2		
Body Diode Reverse Recovery Time	$t_{rr}$	$N\text{-Channel}$ $I_F = 4.8 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , $T_J = 25^\circ\text{C}$	N-Ch			11	17	ns	
Body Diode Reverse Recovery Charge	$Q_{rr}$		P-Ch			21	32		
Reverse Recovery Fall Time	$t_a$		N-Ch			3	5	nC	
Reverse Recovery Rise Time	$t_b$		P-Ch			13	20		
			N-Ch			6		ns	
			P-Ch			17			
			N-Ch			5			
			P-Ch			4			






## Notes:

- a. Guaranteed by design, not subject to production testing.  
b. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .




Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





**N-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted

**Source-Drain Diode Forward Voltage**

**On-Resistance vs. Gate-to-Source Voltage**

**Threshold Voltage**

**Single Pulse Power**

\*  $V_{GS} >$  minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified







**Safe Operating Area, Junction-to-Ambient**






**N-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted




\* The power dissipation  $P_D$  is based on  $T_{J(\max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

**N-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted

**Normalized Thermal Transient Impedance, Junction-to-Ambient**

**Normalized Thermal Transient Impedance, Junction-to-Foot**



### P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



**P-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted

**Source-Drain Diode Forward Voltage**

**On-Resistance vs. Gate-to-Source Voltage**

**Threshold Voltage**

**Single Pulse Power**

 $* V_{GS} > \text{minimum } V_{GS} \text{ at which } R_{DS(on)} \text{ is specified}$ 
**Safe Operating Area, Junction-to-Case**

**P-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted
**Current Derating\*****Power, Junction-to-Foot****Power Derating, Junction-to-Ambient**

\* The power dissipation  $P_D$  is based on  $T_{J(\max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

**P-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?68747>.



### Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.