



# EZ-Color™ HB LED Controller


## **Features**

- HB LED Controller
  - Configurable Dimmers Support up to four Independent LED Channels
  - □ 8 to 32 Bits of Resolution per Channel
  - □ Dynamic Reconfiguration Enables LED Controller Plus Other Features: CapSense, Battery Charging, and Motor Control
- Visual Embedded Design
  - □ LED-Based Drivers
    - Binning Compensation
    - Temperature Feedback
    - Optical Feedback
    - DMX512
- PrISM Modulation Technology
  - □ Reduces Radiated EMI
  - □ Reduces Low Frequency Blinking
- Advanced Peripherals (PSoC® Blocks)
  - □ Four Digital PSoC Blocks Provide:
    - 8 to 32-Bit Timers, Counters, and PWMs
    - Full-duplex UART
    - Multiple SPI Masters or Slaves
    - · Connectable to all GPI/O pins
  - □ Six Rail-to-Rail Analog Psoc Blocks Provide:
    - Up to 14-Bit ADCs
    - Up to 9-Bit DACs
    - Programmable Gain Amplifiers
    - Programmable Filters And Comparators
  - □ Complex Peripherals By Combining Blocks
  - □ Capacitive Sensing Application Capability

- Complete Development Tools
  - ☐ Free Development Software
    - PSoC Designer™
  - □ Full Featured, In-Circuit Emulator and Programmer
  - □ Full Speed Emulation
  - □ Complex Breakpoint Structure
  - □ 128 KBytes Trace Memory
- Programmable Pin Configurations
  - □ 25 mA Sink, 10 mA Source on all GPI/O
  - □ Pull Up, Pull Down, High Z, Strong, or Open Drain Drive Modes on all GPI/O
  - □ Up to 12 Analog Inputs on GPI/O
  - □ Four 30 mA Analog Outputs on GPI/O
  - □ Configurable Interrupt on all GPI/O
- Flexible On-Chip Memory
  - □ 16K Flash Program Storage 50,000 Erase/Write Cycles
  - □ 1K SRAM Data Storage
  - □ In-System Serial Programming (ISSP)
  - □ Partial Flash Updates
  - □ Flexible Protection Modes
  - □ EEPROM Emulation in Flash
- Full Speed USB (12 Mbps)
  - □ Four Uni-Directional Endpoints
  - ☐ One Bi-Directional Control Endpoint
  - □ USB 2.0 Compliant
  - □ Dedicated 256 Byte Buffer
  - □ No External Crystal Required



# **Logic Block Diagram**



# CY8CLED04



## Contents

EZ-Color™ Functional Overview	4
Target Applications	
The PSoC Core	
The Digital System	
The Analog System	
The Analog Multiplexer System	6
Additional System Resources	6
EZ-Color Device Characteristics	
Getting Started	7
Application Notes	
Development Kits	
Training	
Cypros Consultants	
Solutions Library	7
Technical Support	7
Development Tools	7
PSoC Designer Software Subsystems	
In-Circuit Emulator	
Document Conventions	8
Units of Measure	8
Numeric Naming	8
Acronyms Used	
Pin Information	9
68-Pin Part Pinout	

Register Conventions	10
Abbreviations Used	10
Register Mapping Tables	10
Electrical Specifications	13
Absolute Maximum Ratings	.14
Operating Temperature	14
DC Electrical Characteristics	
AC Electrical Characteristics	23
Packaging Information	31
Thermal Impedance	32
Solder Reflow Peak Temperature	32
Development Tools	33
Software	
Evaluation Tools	
Device Programmers	34
Third Party Tools	34
Build a PSoC Emulator into Your Board	34
Ordering Information	35
Key Device Features	35
Ordering Code Definitions	35
Document History Page	36
Sales, Solutions, and Legal Information	37
Worldwide Sales and Design Support	37
B 1 (	~~



## EZ-Color™ Functional Overview

Cypress's EZ-Color family of devices offers the ideal control solution for high brightness LED applications requiring intelligent dimming control. EZ-Color devices combine the power and flexibility of PSoC (Programmable System-on-Chip); with Cypress's PrISM (precise illumination signal modulation) modulation technology providing lighting designers a fully customizable and integrated lighting solution platform.

The EZ-Color family supports a range of independent LED channels from 4 channels at 32 bits of resolution each, up to 16 channels at 8 bits of resolution each. This enables lighting designers the flexibility to choose the LED array size and color quality. PSoC Designer software, with lighting specific drivers, can significantly cut development time and simplify implementation of fixed color points through temperature, optical, and LED binning compensation. EZ-Color's virtually limitless analog and digital customization enable simple integration of features in addition to intelligent lighting, such as CapSense, battery charging, image stabilization, and motor control during the development process. These features, along with Cypress's best-in-class quality and design support, make EZ-Color the ideal choice for intelligent HB LED control applications.

### **Target Applications**

- LCD Backlight
- Large Signs
- General Lighting
- Architectural Lighting
- Camera/Cell Phone Flash
- Flashlights

#### The PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPI/O (General Purpose I/O).

The M8C CPU core is a powerful processor with speeds up to 68 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with up to 20 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watch Dog Timers (WDT).

Memory encompasses 16K of Flash for program storage, 1K of SRAM for data storage, and up to 2K of EEPROM emulated using the Flash. Program Flash uses four protection levels on blocks of 64 bytes, allowing customized software IP protection.

The EZ-Color family incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to 8 percent over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the EZ-Color device. In USB systems, the IMO self-tunes to ± 0.25% accuracy for USB communication.

EZ-Color GPI/Os provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin can also generate a system interrupt on high level, low level, and change from last read.

### The Digital System

The Digital System is composed of four digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references.


Digital peripheral configurations include:

- PrISM (8 to 32 bit)
- Full speed USB (12 Mbps)
- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 24 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8-bit with selectable parity
- SPI master and slave
- I2C slave and multi-master
- Cyclical Redundancy Checker/Generator (8 to 32 bit)
- IrDA
- Generators (8 to 32 bit)

The digital blocks can be connected to any GPI/O through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by EZ-Color device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled EZ-Color Device Characteristics.

Figure 1. Digital System Block Diagram






## The Analog System

The Analog System is composed of six configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common EZ-Color analog functions (most available as user modules) are listed below.

- Analog-to-digital converters (up to 2, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2 and 4 pole band-pass, low-pass, and notch)
- Amplifiers (up to 2, with selectable gain to 48x)
- Instrumentation amplifiers (1 with selectable gain to 93x)
- Comparators (up to 2, with 16 selectable thresholds)
- DACs (up to 2, with 6- to 9-bit resolution)
- Multiplying DACs (up to 2, with 6- to 9-bit resolution)
- High current output drivers (two with 30 mA drive as a PSoC Core Resource)
- 1.3V reference (as a System Resource)
- DTMF Dialer
- Modulators
- Correlators
- Peak Detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks, as shown in the figure below.

Figure 2. Analog System Block Diagram





### The Analog Multiplexer System

The Analog Mux Bus can connect to every GPI/O pin in ports 0-5. Pins can be connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with comparators and analog-to-digital converters. It can be split into two sections for simultaneous dual-channel processing. An additional 8:1 analog input multiplexer provides a second path to bring Port 0 pins to the analog array.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Track pad, finger sensing.
- Chip-wide mux that allows analog input from up to 48 I/O pins.
- Crosspoint connection between any I/O pin combinations.

When designing capacitive sensing applications, refer to the latest signal-to-noise signal level requirements Application Notes, which can be found under <a href="http://www.cypress.com">http://www.cypress.com</a> > Documentation. In general, and unless otherwise noted in the relevant Application Notes, the minimum signal-to-noise ratio (SNR) for CapSense applications is 5:1.

#### **Additional System Resources**

System Resources, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, low voltage detection, and power on reset. Brief statements describing the merits of each resource follow.

- Full-Speed USB (12 Mbps) with 5 configurable endpoints and 256 bytes of RAM. No external components required except two series resistors. Wider than commercial temperature USB operation (-10°C to +85°C).
- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Two multiply accumulates (MACs) provide fast 8-bit multipliers with 32-bit accumulate, to assist in both general math as well as digital filters.
- Decimator provides a custom hardware filter for digital signal processing apps. including creation of Delta Sigma ADCs.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, multi-master are supported.
- Low Voltage Detection (LVD) interrupts signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3V reference provides an absolute reference for the analog system, including ADCs and DACs.
- Versatile analog multiplexer system.

#### **EZ-Color Device Characteristics**

Depending on your EZ-Color device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. The following table lists the resources available for specific EZ-Color device groups. The device covered by this data sheet is shown in the highlighted row of the table

Table 1. EZ-Color Device Characteristics

PSoC Part Number	LED Channels	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size	CapSense
CY8CLED02	2	16	1	4	8	0	2	4	256 Bytes	4K	No
CY8CLED04	4	56	1	4	48	2	2	6	1K	16K	Yes
CY8CLED08	8	44	2	8	12	4	4	12	256 Bytes	16K	No
CY8CLED16	16	44	4	16	12	4	4	12	2K	32K	No

Document Number: 001-13108 Rev. \*C Page 6 of 37



## Getting Started

The quickest way to understand PSoC silicon is to read this data sheet and then use the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the PSoC® Programmable System-on-Chip Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device data sheets on the web at http://www.cypress.com/ez-color.

## **Application Notes**

Application notes are an excellent introduction to the wide variety of possible PSoC designs. They are located here: www.cypress.com/psoc. Select Application Notes under the Documentation tab.

## **Development Kits**

PSoC Development Kits are available online from Cypress at www.cypress.com/shop and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

### **Training**

Free PSoC technical training (on demand, webinars, and workshops) is available online at <a href="https://www.cypress.com/training">www.cypress.com/training</a>. The training covers a wide variety of topics and skill levels to assist you in your designs.

## **Cypros Consultants**

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to www.cypress.com/cypros.

## Solutions Library

Visit our growing library of solution focused designs at www.cypress.com/solutions. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

#### Technical Support

For assistance with technical issues, search KnowledgeBase articles and forums at <a href="https://www.cypress.com/support">www.cypress.com/support</a>. If you cannot find an answer to your question, call technical support at 1-800-541-4736.

## **Development Tools**

PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE runs on Windows XP or Windows Vista.

This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and built-in support for third-party assemblers and C compilers.

PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family.

## **PSoC Designer Software Subsystems**

#### System-Level View

A drag-and-drop visual embedded system design environment based on PSoC Designer. In the system level view you create a model of your system inputs, outputs, and communication interfaces. You define when and how an output device changes state based upon any or all other system devices. Based upon the design, PSoC Designer automatically selects one or more PSoC Mixed-Signal Controllers that match your system requirements.

PSoC Designer generates all embedded code, then compiles and links it into a programming file for a specific PSoC device.

#### Chip-Level View

The chip-level view is a more traditional Integrated Development Environment (IDE) based on PSoC Designer. Choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.

#### Hybrid Designs

You can begin in the system-level view, allow it to choose and configure your user modules, routing, and generate code, then switch to the chip-level view to gain complete control over on-chip resources. All views of the project share a common code editor, builder, and common debug, emulation, and programming tools.

Document Number: 001-13108 Rev. \*C Page 7 of 37



#### Code Generation Tools

PSoC Designer supports multiple third party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

**Assemblers.** The assemblers allow assembly code to merge seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers.** C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices.

The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write I/O registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

#### **In-Circuit Emulator**

A low cost, high functionality In-Circuit Emulator (ICE) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.

### **Document Conventions**

#### **Units of Measure**

A units of measure table is located in the Electrical Specifications section. Table 5 on page 13 lists all the abbreviations used to measure the PSoC devices.

### **Numeric Naming**

Hexidecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexidecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (e.g., 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimal.

## **Acronyms Used**

The following table lists the acronyms that are used in this document.

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CPU	central processing unit
CT	continuous time
DAC	digital-to-analog converter
DC	direct current
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
FSR	full scale range
GPI/O	general purpose I/O
GUI	graphical user interface
HBM	human body model
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
I/O	input/output
IPOR	imprecise power on reset
LSb	least-significant bit
LVD	low voltage detect
MSb	most-significant bit
PC	program counter
PLL	phase-locked loop
POR	power on reset
PPOR	precision power on reset
PSoC®	Programmable System-on-Chip™
PWM	pulse width modulator
SC	switched capacitor
SRAM	static random access memory

Document Number: 001-13108 Rev. \*C Page 8 of 37



## **Pin Information**

## **68-Pin Part Pinout**

This Section describes, lists, and illustrates the CY8CLED04 EZ-Color device pins and pinout configuration. The CY8CLED04 device is available in the following package. Every port pin (labeled with a "P") is capable of Digital I/O. However, Vss, Vdd, and XRES are not capable of Digital I/O.

Table 2. 68-Pin Part Pinout (QFN)[1, 2]

Pin		/pe	Name	Description	Figure 3. 68-Pin Device							
<b>No.</b>	Digital I/O	Analog	P4[7]	·	<u> </u>				VREF			
2	1/0	M M	P4[7] P4[5]		_				V AG			
3	1/0	M	P4[3]		-			<b>a a</b>	A E E E E E O O O O O O O O O O O O O O			
4	1/0	M	P4[1]		-			ΣŚ	ΣΣΣΣΣ ΣΣΣΣΣΣΣ			
5	., 0		NC	No connection.	-			Ξ΄ Ξ΄	P2[5], P2[7], P9[7], P9[7], P9[7], P9[7], P9[7], P9[7], P2[7], P2[7],			
6			NC	No connection.	1							
7	Po	wer	Vss	Ground connection.	1		(					
8	I/O	М	P3[7]		1	M	И, Р4[7] 🗖	1 8 6	9 6 6 6 7 7 9 9 9 8 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5			
9	I/O	М	P3[5]		1		И, P4[5] 🗖		50 <b>P</b> 4[6], M			
10	I/O	М	P3[3]		1		И, P4[3] 🗖		49 <b>=</b> P4[4], M			
11	I/O	М	P3[1]		1	N	И, Р4[1] 🗖		48 P4[2], M			
12	I/O	М	P5[7]		1		NC =	5	47 P4[0], M			
13	I/O	М	P5[5]				NC =		46 XRES			
14	I/O	М	P5[3]				Vss <b>□</b> И, P3[7] <b>□</b>		45 NC			
15	I/O	М	P5[1]				и, РЗ[7] <b>В</b>		QFN 44 NC P3[6], M			
16	I/O	М	P1[7]	I2C Serial Clock (SCL).			и, РЗ[З] <b>–</b>		(Top View) 42 P3[4], M			
17	I/O	М	P1[5]	I2C Serial Data (SDA).			и, г э[э] И, Р3[1] <b>=</b>		41 P3[2], M			
18	I/O	М	P1[3]				и, P5[7] 🗖		40 <b>P</b> 3[0], M			
19	I/O	М	P1[1]	I2C Serial Clock (SCL) ISSP SCLK.			И, P5[5] 🗖		39 P5[6], M			
20	Po	wer	Vss	Ground connection.			л, P5[3] 🗖		38 <b>P</b> P5[4], M			
21	U	SB	D+				И, P5[1] 🗖		37 P5[2], M			
22	U	SB	D-				И, Р1[7] <b>=</b>		36 P5[0], M			
23	Po	wer	Vdd	Supply voltage.		I2C SDA, N	И, Р1[5] 🗖		0 - 0 & 4 & 0 C & 0 C - 0 & 4			
24	I/O		P7[7]				(		0 2 2 2 2 4 2 3 0 7 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			
25	I/O		P7[6]									
26	I/O		P7[5]					£ 5	Vss D + 0 D - 0 Vdd Vdd P7[6] P7[7] P7[7] P7[1] P7[1] P7[1] P7[1] P7[1]			
27	I/O		P7[4]		1			ΣΣ	ΣΣΣ			
28	I/O		P7[3]		1							
								SCL,	SDA			
								12C	<u>2</u> C			
29	I/O		P7[2]		Pin	Τv	ре					
30	I/O		P7[1]		No.	_	Analog	Name	Description			
31	I/O		P7[0]		50	1/0	M	P4[6]				
32	I/O	М	P1[0]	I2C Serial Data (SDA), ISSP SDATA.	51	I/O	I,M	P2[0]	Direct switched capacitor block input.			
33	I/O	М	P1[2]	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	52	I/O	Í,M	P2[2]	Direct switched capacitor block input.			
34	I/O	М	P1[4]	Optional External Clock Input	53	I/O	M	P2[4]	External Analog Ground (AGND) input.			
				(ÉXTCLK).								
35	I/O	М	P1[6]		54	I/O	M	P2[6]	External Voltage Reference (VREF) input.			
36	I/O	М	P5[0]		55	I/O	I,M	P0[0]	Analog column mux input.			
37	I/O	М	P5[2]		56	I/O	I,M	P0[2]	Analog column mux input and column output.			
38	I/O	М	P5[4]		57	I/O	I,M	P0[4]	Analog column mux input and column output.			
39	I/O	M	P5[6]		58	I/O	I,M	P0[6]	Analog column mux input.			
40	I/O	М	P3[0]		59	Po	wer	Vdd	Supply voltage.			
41	I/O	М	P3[2]		60	Po		Vss	Ground connection.			
42	I/O	M	P3[4]		61	I/O	I,M	P0[7]	Analog column mux input, integration input #1			
43	I/O	M	P3[6]		62	I/O	I/O,M	P0[5]	Analog column mux input and column output, integration input #2.			
44			NC	No connection.	63	I/O	I/O,M	P0[3]	Analog column mux input and column output.			
45			NC	No connection.	64	I/O	I,M	P0[1]	Analog column mux input.			
46	In	put	XRES	Active high pin reset with internal pull	65	I/O	М	P2[7]				
				down.								
47		M	P4[0]	i	66	I/O	M	P2[5]				
	I/O											
48 49	1/0	M M	P4[2] P4[4]		67 68	I/O I/O	I,M I,M	P2[3] P2[1]	Direct switched capacitor block input.  Direct switched capacitor block input.			

**LEGEND**A = Analog, I = Input, O = Output, NC = No Connection, M = Analog Mux Input. Notes

Document Number: 001-13108 Rev. \*C Page 9 of 37

These are the ISSP pins, which are not High Z at POR.
 The center pad on the QFN package should be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.



## **Register Conventions**

This section lists the registers of the CY8CLED04 EZ-Color device.

## **Abbreviations Used**

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

## **Register Mapping Tables**

The device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks. The XOI bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

Note In the following register mapping tables, blank fields are Reserved and should not be accessed.

Table 3. Register Map Bank 0 Table: User Space

			Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	ACCCGG	Name	Addr (0,Hex)	. 100033
PRT0DR	00	RW	PMA0_DR	40	RW	ASC10CR0	80	RW		C0	
PRT0IE	01	RW	PMA1_DR	41	RW	ASC10CR1	81	RW		C1	
PRT0GS	02	RW	PMA2_DR	42	RW	ASC10CR2	82	RW		C2	
PRT0DM2	03	RW	PMA3_DR	43	RW	ASC10CR3	83	RW		C3	
PRT1DR	04	RW	PMA4_DR	44	RW	ASD11CR0	84	RW		C4	
PRT1IE	05	RW	PMA5_DR	45	RW	ASD11CR1	85	RW		C5	
PRT1GS	06	RW	PMA6_DR	46	RW	ASD11CR2	86	RW		C6	
PRT1DM2	07	RW	PMA7_DR	47	RW	ASD11CR3	87	RW		C7	
PRT2DR	08	RW	USB_SOF0	48	R		88			C8	
PRT2IE	09	RW	USB_SOF1	49	R		89			C9	
PRT2GS	0A	RW	USB_CR0	4A	RW		8A			CA	
PRT2DM2	0B	RW	USBI/O_CR 0	4B	#		8B			СВ	
PRT3DR	0C	RW	USBI/O_CR 1	4C	RW		8C			CC	
PRT3IE	0D	RW		4D			8D			CD	
PRT3GS	0E	RW	EP1_CNT1	4E	#		8E			CE	
PRT3DM2	0F	RW	EP1_CNT	4F	RW		8F			CF	
PRT4DR	10	RW	EP2_CNT1	50	#	ASD20CR0	90	RW	CUR_PP	D0	RW
PRT4IE	11	RW	EP2_CNT	51	RW	ASD20CR1	91	RW	STK_PP	D1	RW
PRT4GS	12	RW	EP3_CNT1	52	#	ASD20CR2	92	RW		D2	
PRT4DM2	13	RW	EP3_CNT	53	RW	ASD20CR3	93	RW	IDX_PP	D3	RW
PRT5DR	14	RW	EP4_CNT1	54	#	ASC21CR0	94	RW	MVR_PP	D4	RW
PRT5IE	15	RW	EP4_CNT	55	RW	ASC21CR1	95	RW	MVW_PP	D5	RW
PRT5GS	16	RW	EP0_CR	56	#	ASC21CR2	96	RW	I2C_CFG	D6	RW
PRT5DM2	17	RW	EP0_CNT	57	#	ASC21CR3	97	RW	I2C_SCR	D7	#
	18		EP0_DR0	58	RW		98		I2C_DR	D8	RW
	19		EP0_DR1	59	RW		99		I2C_MSCR	D9	#
	1A		EP0_DR2	5A	RW		9A		INT_CLR0	DA	RW
	1B		EP0_DR3	5B	RW		9B		INT_CLR1	DB	RW
PRT7DR	1C	RW	EP0_DR4	5C	RW		9C		INT_CLR2	DC	RW
PRT7IE	1D	RW	EP0_DR5	5D	RW		9D		INT_CLR3	DD	RW
PRT7GS	1E	RW	EP0_DR6	5E	RW		9E		INT_MSK3	DE	RW
PRT7DM2	1F	RW	EP0_DR7	5F	RW		9F		INT_MSK2	DF	RW
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W	AMUXCFG	61	RW		A1		INT_MSK1	E1	RW
DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC

Blank fields are Reserved and should not be accessed.

Document Number: 001-13108 Rev. \*C Page 10 of 37

<sup>#</sup> Access is bit specific.



Table 3. Register Map Bank 0 Table: User Space (continued)

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68		MUL1_X	A8	W	MUL0_X	E8	W
DCB02DR1	29	W		69		MUL1_Y	A9	W	MUL0_Y	E9	W
DCB02DR2	2A	RW		6A		MUL1_DH	AA	R	MUL0_DH	EA	R
DCB02CR0	2B	#		6B		MUL1_DL	AB	R	MUL0_DL	EB	R
DCB03DR0	2C	#	TMP_DR0	6C	RW	ACC1_DR1	AC	RW	ACC0_DR 1	EC	RW
DCB03DR1	2D	W	TMP_DR1	6D	RW	ACC1_DR0	AD	RW	ACC0_DR	ED	RW
DCB03DR2	2E	RW	TMP_DR2	6E	RW	ACC1_DR3	AE	RW	ACC0_DR 3	EE	RW
DCB03CR0	2F	#	TMP_DR3	6F	RW	ACC1_DR2	AF	RW	ACC0_DR 2	EF	RW
	30		ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34		ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD		DAC_D	FD	RW
	3E			7E			BE		CPU_SCR 1	FE	#
	3F			7F			BF		CPU_SCR	FF	#

Blank fields are Reserved and should not be accessed.

# Access is bit specific.

Table 4. Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW	PMA0_WA	40	RW	ASC10CR 0	80	RW	USBI/O_CR2	C0	RW
PRT0DM1	01	RW	PMA1_WA	41	RW	ASC10CR 1	81	RW	USB_CR1	C1	#
PRT0IC0	02	RW	PMA2_WA	42	RW	ASC10CR 2	82	RW			
PRT0IC1	03	RW	PMA3_WA	43	RW	ASC10CR	83	RW			
PRT1DM0	04	RW	PMA4_WA	44	RW	ASD11CR 0	84	RW	EP1_CR0	C4	#
PRT1DM1	05	RW	PMA5_WA	45	RW	ASD11CR 1	85	RW	EP2_CR0	C5	#
PRT1IC0	06	RW	PMA6_WA	46	RW	ASD11CR 2	86	RW	EP3_CR0	C6	#
PRT1IC1	07	RW	PMA7_WA	47	RW	ASD11CR 3	87	RW	EP4_CR0	C7	#
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			СВ	
PRT3DM0	0C	RW		4C			8C			CC	
PRT3DM1	0D	RW		4D			8D			CD	
PRT3IC0	0E	RW		4E			8E			CE	
PRT3IC1	0F	RW		4F			8F			CF	
PRT4DM0	10	RW	PMA0_RA	50	RW		90		GDI_O_IN	D0	RW
PRT4DM1	11	RW	PMA1_RA	51	RW	ASD20CR 1	91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW	PMA2_RA	52	RW	ASD20CR 2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW	PMA3_RA	53	RW	ASD20CR	93	RW	GDI_E_OU	D3	RW

Blank fields are Reserved and should not be accessed.

# Access is bit specific.



Table 4. Register Map Bank 1 Table: Configuration Space (continued)

Name	Addr (1,Hex)	Access		Addr (1,Hex)		Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Accoss
PRT5DM0	14	RW	PMA4_RA	54	RW	ASC21CR	94	RW	Ivaille	D4	ACCESS
PKISDIVIU	14	KVV	PIVIA4_RA	54	KVV	0	94	KVV		D4	
PRT5DM1	15	RW	PMA5_RA	55	RW	ASC21CR	95	RW		D5	
PRT5IC0	16	RW	PMA6_RA	56	RW	ASC21CR	96	RW		D6	
PRT5IC1	17	RW	PMA7_RA	57	RW	ASC21CR	97	RW		D7	
	18			58			98		MUX_CR0	D8	RW
	19			59			99		MUX_CR1	D9	RW
	1A			5A			9A		MUX_CR2	DA	RW
	1B			5B			9B		MUX_CR3	DB	RW
PRT7DM0	1C	RW		5C			9C			DC	
PRT7DM1	1D	RW		5D			9D		OSC_GO_EN	DD	RW
PRT7IC0	1E	RW		5E			9E		OSC_CR4	DE	RW
PRT7IC1	1F	RW		5F			9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW	CMP_GO_E N	64	RW		A4		VLT_CMP	E4	R
DBB01IN	25	RW	CMP_GO_E N1	65	RW		A5			E5	
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	
	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW		68			A8		IMO_TR	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC		MUX_CR4	EC	RW
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD		MUX_CR5	ED	RW
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
	30		ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34		ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD		DAC_CR	FD	RW
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F	1		BF		CPU_SCR0	FF	#

Blank fields are Reserved and should not be accessed.

# Access is bit specific.




# **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8CLED04 EZ-Color device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com/ez-color.

Specifications are valid for -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C and T<sub>J</sub>  $\leq$  100°C, except where noted. Specifications for devices running at greater than 12 MHz are valid for -40°C  $\leq$  T<sub>A</sub>  $\leq$  70°C and T<sub>J</sub>  $\leq$  82°C.

Figure 4. Voltage versus CPU Frequency



The following table lists the units of measure that are used in this chapter.

Table 5. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μW	microwatts
dB	decibels	mA	milli-ampere
fF	femto farad	ms	milli-second
Hz	hertz	mV	milli-volts
KB	1024 bytes	nA	nanoampere
Kbit	1024 bits	ns	nanosecond
kHz	kilohertz	nV	nanovolts
kΩ	kilohm	W	ohm
MHz	megahertz	pA	picoampere
ΜΩ	megaohm	pF	picofarad
μΑ	microampere	рр	peak-to-peak
μF	microfarad	ppm	parts per million
μΗ	microhenry	ps	picosecond
μS	microsecond	sps	samples per second
μV	microvolts	S	sigma: one standard deviation
μVrms	microvolts root-mean-square	V	volts

Document Number: 001-13108 Rev. \*C



# **Absolute Maximum Ratings**

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage Temperature	-55	25	+100	°C	Higher storage temperatures will reduce data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C will degrade reliability.
T <sub>A</sub>	Ambient Temperature with Power Applied	-40	_	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	_	+6.0	V	
V <sub>I/O</sub>	DC Input Voltage	Vss - 0.5	-	Vdd + 0.5	V	
V <sub>I/O2</sub>	DC Voltage Applied to Tri-state	Vss - 0.5	-	Vdd + 0.5	V	
I <sub>MI/O</sub>	Maximum Current into any Port Pin	-25	_	+50	mA	
I <sub>MAI/O</sub>	Maximum Current into any Port Pin Configured as Analog Driver	-50	_	+50	mA	
ESD	Electro Static Discharge Voltage	2000	_	_	V	Human Body Model ESD.
LU	Latch-up Current	_	-	200	mA	

# **Operating Temperature**

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient Temperature	-40	_	+85	°C	
T <sub>AUSB</sub>	Ambient Temperature using USB	-10	_	+85	°C	
ТЈ	Junction Temperature	-40	_	+100	°C	The temperature rise from ambient to junction is package specific. See "Thermal Impedance" on page 32. The user must limit the power consumption to comply with this requirement.



## **DC Electrical Characteristics**

#### DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	3.0	_	5.25	V	See DC POR and LVD specifications, Table 16 on page 21.
I <sub>DD5</sub>	Supply Current, IMO = 24 MHz (5V)	-	14	27	mA	Conditions are Vdd = 5.0V, T <sub>A</sub> = 25  °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off.
I <sub>DD3</sub>	Supply Current, IMO = 24 MHz (3.3V)	-	8	14	mA	Conditions are Vdd = 3.3V, T <sub>A</sub> = 25 <sup>o</sup> C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.367 kHz, analog power = off.
I <sub>SB</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT <sup>[3]</sup>	_	3	6.5	μА	Conditions are with internal slow speed oscillator, Vdd = $3.3V$ , - $40$ °C $\leq T_A \leq 55$ °C, analog power = off.
ТЅВН	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT at high temperature. <sup>[3]</sup>	ı	4	25	μА	Conditions are with internal slow speed oscillator, Vdd = $3.3$ V, $55$ °C < $T_A \le 85$ °C, analog power = off.

#### DC General Purpose I/O Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 6. DC GPI/O Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull-Up Resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-Down Resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High Output Level	Vdd - 1.0	_	_	V	I/OH = 10 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined I/OH budget.
V <sub>OL</sub>	Low Output Level	-	_	0.75	V	I/OL = 25 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 200 mA maximum combined I/OL budget.
I <sub>OH</sub>	High Level Source Current	10	_	_	mA	VOH = Vdd-1.0V. See the limitations of the total current in the Note for VOH.
I <sub>OL</sub>	Low Level Sink Current	25	_	_	mA	VOL = 0.75V. See the limitations of the total current in the Note for VOL.
V <sub>IL</sub>	Input Low Level	_	_	0.8	V	Vdd = 3.0 to 5.25.
V <sub>IH</sub>	Input High Level	2.1	_		V	Vdd = 3.0 to 5.25.

#### Note

Document Number: 001-13108 Rev. \*C Page 15 of 37

<sup>3.</sup> Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This should be compared with devices that have similar functions enabled.



## Table 6. DC GPI/O Specifications (continued)

$V_{H}$	Input Hysterisis	_	60	_	mV	
I <sub>IL</sub>	Input Leakage (Absolute Value)	_	1	_	nA	Gross tested to 1 μA.
C <sub>IN</sub>	Capacitive Load on Pins as Input	_	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C <sub>OUT</sub>	Capacitive Load on Pins as Output	_	3.5	10	pF	Package and pin dependent. Temp = 25°C.

#### DC Full-Speed USB Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -10°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -10°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 7. DC Full-Speed (12 Mbps) USB Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
USB Inte	erface		•		•	
V <sub>DI</sub>	Differential Input Sensitivity	0.2	_	_	V	(D+) - (D-)
V <sub>CM</sub>	Differential Input Common Mode Range	8.0	-	2.5	V	
V <sub>SE</sub>	Single Ended Receiver Threshold	0.8	_	2.0	V	
C <sub>IN</sub>	Transceiver Capacitance	_	-	20	pF	
I <sub>I/O</sub>	High-Z State Data Line Leakage	-10	-	10	μΑ	0V < V <sub>IN</sub> < 3.3V.
R <sub>EXT</sub>	External USB Series Resistor	23	_	25	W	In series with each USB pin.
V <sub>UOH</sub>	Static Output High, Driven	2.8	_	3.6	V	15 kΩ ± 5% to Ground. Internal pull-up enabled.
V <sub>UOHI</sub>	Static Output High, Idle	2.7	_	3.6	V	15 kΩ ± 5% to Ground. Internal pull-up enabled.
V <sub>UOL</sub>	Static Output Low	-	_	0.3	V	15 kΩ ± 5% to Ground. Internal pull-up enabled.
Z <sub>O</sub>	USB Driver Output Impedance	28	_	44	W	Including R <sub>EXT</sub> Resistor.
V <sub>CRS</sub>	D+/D- Crossover Voltage	1.3	-	2.0	V	

#### DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block.

**Table 8. 5V DC Operational Amplifier Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (absolute value) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	- - -	1.6 1.3 1.2	10 8 7.5	mV mV mV	
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	_	7.0	35.0	μV/°C	
I <sub>EBOA</sub>	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pA	Gross tested to 1 μA.
C <sub>INOA</sub>	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.

Document Number: 001-13108 Rev. \*C Page 16 of 37



Table 8. 5V DC Operational Amplifier Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>СМОА</sub>	Common Mode Voltage Range Common Mode Voltage Range (high power or high opamp bias)	0.0 0.5	-	Vdd Vdd - 0.5	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>OLOA</sub>	Open Loop Gain Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	60 60 80	_	-	dB	
V <sub>OHIGHO</sub>	High Output Voltage Swing (internal signals) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	Vdd - 0.2 Vdd - 0.2 Vdd - 0.5		1 1 1	> > >	
V <sub>OLOWOA</sub>	Low Output Voltage Swing (internal signals) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	- - -	- - -	0.2 0.2 0.5	V V V	
I <sub>SOA</sub>	Supply Current (including associated AGND buffer) Power = Low, Opamp Bias = Low Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = Low Power = High, Opamp Bias = High	- - - -	400 500 800 1200 2400 4600	800 900 1000 1600 3200 6400	µА µА µА µА µА	
PSRR <sub>OA</sub>	Supply Voltage Rejection Ratio	65	80	_	dB	$Vss \le VIN \le (Vdd - 2.25)$ or $(Vdd - 1.25V) \le VIN \le Vdd$ .

Table 9. 3.3V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (absolute value) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High High Power is 5 Volts Only	-	1.65 1.32	10 8	mV mV	
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	_	7.0	35.0	μV/°C	
I <sub>EBOA</sub>	Input Leakage Current (Port 0 Analog Pins)	_	20	_	рA	Gross tested to 1 μA.
C <sub>INOA</sub>	Input Capacitance (Port 0 Analog Pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
V <sub>CMOA</sub>	Common Mode Voltage Range	0.2	_	Vdd - 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>OLOA</sub>	Open Loop Gain Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = Low Power = High, Opamp Bias = Low	60 60 80	_	-	dB	

Document Number: 001-13108 Rev. \*C Page 17 of 37



Table 9. 3.3V DC Operational Amplifier Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OHIGHO</sub>	High Output Voltage Swing (internal signals) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = Low Power = High is 5V only	Vdd - 0.2 Vdd - 0.2 Vdd - 0.2		- - -	V V	
V <sub>OLOWOA</sub>	Low Output Voltage Swing (internal signals) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = Low Power = High, Opamp Bias = Low	1 1	1 1 1	0.2 0.2 0.2	V V V	
I <sub>SOA</sub>	Supply Current (including associated AGND buffer) Power = Low, Opamp Bias = Low Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = Low Power = High, Opamp Bias = High	  -  -  -	400 500 800 1200 2400 4600	800 900 1000 1600 3200 6400	μΑ μΑ μΑ μΑ μΑ	
PSRR <sub>OA</sub>	Supply Voltage Rejection Ratio	65	80	-	dB	$ \begin{tabular}{ll} Vss \le VIN \le (Vdd - 2.25) \ or \ (Vdd - 1.25V) \le VIN \le Vdd. \end{tabular} $

#### DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 2.4V to 3.0V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>REFLPC</sub>	Low Power Comparator (LPC) Reference Voltage Range	0.2	ı	Vdd - 1	V	
I <sub>SLPC</sub>	LPC Supply Current	_	10	40	μΑ	
V <sub>OSLPC</sub>	LPC Voltage Offset	_	2.5	30	mV	

Document Number: 001-13108 Rev. \*C Page 18 of 37



## DC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 11. 5V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOB</sub>	Input Offset Voltage (Absolute Value)	_	3	12	mV	
TCV <sub>OSOB</sub>	Average Input Offset Voltage Drift	_	+6	_	μV/°C	
$V_{CMOB}$	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R <sub>OUTOB</sub>	Output Resistance Power = Low Power = High	<u>-</u>	0.6 0.6	-	W W	
V <sub>OHIGHOB</sub>	High Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 1.1 0.5 x Vdd + 1.1	1 1		V V	
V <sub>OLOWOB</sub>	Low Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High		_ _	0.5 x Vdd - 1.3 0.5 x Vdd - 1.3	V V	
I <sub>SOB</sub>	Supply Current Including Bias Cell (No Load) Power = Low Power = High		1.1 2.6	5.1 8.8	mA mA	
PSRR <sub>OB</sub>	Supply Voltage Rejection Ratio	53	64	_	dB	$(0.5 \text{ x Vdd} - 1.3) \le V_{OUT} \le (Vdd - 2.3).$

Table 12. 3.3V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOB</sub>	Input Offset Voltage (Absolute Value)	_	3	12	mV	
TCV <sub>OSOB</sub>	Average Input Offset Voltage Drift	_	+6	_	μV/°C	
$V_{CMOB}$	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R <sub>OUTOB</sub>	Output Resistance Power = Low Power = High	<u>-</u> -	1 1	- -	W	
V <sub>OHIGHOB</sub>	High Output Voltage Swing (Load = 1K ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 1.0 0.5 x Vdd + 1.0	_ _	_ _	V V	
V <sub>OLOWOB</sub>	Low Output Voltage Swing (Load = 1K ohms to Vdd/2) Power = Low Power = High	- -	_ _	0.5 x Vdd - 1.0 0.5 x Vdd - 1.0	V V	
I <sub>SOB</sub>	Supply Current Including Bias Cell (No Load) Power = Low Power = High	_	0.8 2.0	2.0 4.3	mA mA	
PSRR <sub>OB</sub>	Supply Voltage Rejection Ratio	34	64	_	dB	$(0.5 \text{ x Vdd} - 1.0) \le V_{OUT} \le (0.5 \text{ x Vdd} + 0.9).$

Document Number: 001-13108 Rev. \*C Page 19 of 37



### DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_{A} \leq 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \leq T_{A} \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Table 13. 5V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units
BG	Bandgap Voltage Reference	1.28	1.30	1.32	V
_	$AGND = Vdd/2^{[4]}$	Vdd/2 - 0.04	Vdd/2 - 0.01	Vdd/2 + 0.007	V
_	AGND = 2 x BandGap <sup>[4]</sup>	2 x BG - 0.048	2 x BG - 0.030	2 x BG + 0.024	V
_	$AGND = P2[4] (P2[4] = Vdd/2)^{[4]}$	P2[4] - 0.011	P2[4]	P2[4] + 0.011	V
_	AGND = BandGap <sup>[4]</sup>	BG - 0.009	BG + 0.008	BG + 0.016	V
_	AGND = 1.6 x BandGap <sup>[4]</sup>	1.6 x BG - 0.022	1.6 x BG - 0.010	1.6 x BG + 0.018	V
_	AGND Block to Block Variation (AGND = Vdd/2)[4]	-0.034	0.000	0.034	V
_	RefHi = Vdd/2 + BandGap	Vdd/2 + BG - 0.10	Vdd/2 + BG	Vdd/2 + BG + 0.10	V
_	RefHi = 3 x BandGap	3 x BG - 0.06	3 x BG	3 x BG + 0.06	V
_	RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)	2 x BG + P2[6] - 0.113	2 x BG + P2[6] - 0.018	2 x BG + P2[6] + 0.077	V
_	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	P2[4] + BG - 0.130	P2[4] + BG - 0.016	P2[4] + BG + 0.098	V
_	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] + P2[6] - 0.133	P2[4] + P2[6] - 0.016	P2[4] + P2[6]+ 0.100	V
_	RefHi = 3.2 x BandGap	3.2 x BG - 0.112	3.2 x BG	3.2 x BG + 0.076	V
_	RefLo = Vdd/2 - BandGap	Vdd/2 - BG - 0.04	Vdd/2 - BG + 0.024	Vdd/2 - BG + 0.04	V
_	RefLo = BandGap	BG - 0.06	BG	BG + 0.06	V
_	RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)	2 x BG - P2[6] - 0.084	2 x BG - P2[6] + 0.025	2 x BG - P2[6] + 0.134	V
_	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)	P2[4] - BG - 0.056	P2[4] - BG + 0.026	P2[4] - BG + 0.107	V
_	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] - P2[6] - 0.057	P2[4] - P2[6] + 0.026	P2[4] - P2[6] + 0.110	V

Table 14. 3.3V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units
BG	Bandgap Voltage Reference	1.28	1.30	1.32	V
_	$AGND = Vdd/2^{[5]}$	Vdd/2 - 0.03	Vdd/2 - 0.01	Vdd/2 + 0.005	V
_	AGND = 2 x BandGap <sup>[5]</sup>		Not Allowed		
_	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.008	P2[4] + 0.001	P2[4] + 0.009	V
_	AGND = BandGap <sup>[5]</sup>	BG - 0.009	BG + 0.005	BG + 0.015	V
_	AGND = 1.6 x BandGap <sup>[5]</sup>	1.6 x BG - 0.027	1.6 x BG - 0.010	1.6 x BG + 0.018	V
_	AGND Column to Column Variation (AGND = Vdd/2) <sup>[5]</sup>	-0.034	0.000	0.034	V
_	RefHi = Vdd/2 + BandGap		Not Allowed		
_	RefHi = 3 x BandGap		Not Allowed		
_	RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)		Not Allowed		
_	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	Not Allowed			
_	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] + P2[6] - 0.075	P2[4] + P2[6] - 0.009	P2[4] + P2[6] + 0.057	V
_	RefHi = 3.2 x BandGap		Not Allowed		•
_	RefLo = Vdd/2 - BandGap		Not Allowed		

#### Notes

Document Number: 001-13108 Rev. \*C Page 20 of 37

<sup>4.</sup> AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is  $1.3V \pm 0.02V$ .

<sup>5.</sup> AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is  $1.3V \pm 0.02V$ .



Table 14. 3.3V DC Analog Reference Specifications (continued)

Symbol	Description	Min	Тур	Max	Units			
_	RefLo = BandGap	Not Allowed						
-	RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)	Not Allowed						
-	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)	Not Allowed						
_	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] - P2[6] - 0.048	P2[4]- P2[6] + 0.022	P2[4] - P2[6] + 0.092	V			

## DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 15. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>CT</sub>	Resistor Unit Value (Continuous Time)	_	12.2	_	kΩ	
C <sub>SC</sub>	Capacitor Unit Value (Switched Capacitor)	_	80	_	fF	

#### DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \le T_{\text{A}} \le 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \le T_{\text{A}} \le 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V or 3.3V at 25°C and are for design guidance only.

**Note** The bits PORLEV and VM in the table below refer to bits in the VLT\_CR register.

Table 16. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PPOR0R</sub> V <sub>PPOR1R</sub> V <sub>PPOR2R</sub>	PORLEV[1:0] = 01b	_	2.91 4.39 4.55	-	V V V	
V <sub>PPOR0</sub> V <sub>PPOR1</sub> V <sub>PPOR2</sub>	Vdd Value for PPOR Trip (negative ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	-	2.82 4.39 4.55	ı	V V V	
V <sub>PH0</sub> V <sub>PH1</sub> V <sub>PH2</sub>	PPOR Hysteresis PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b		92 0 0	1 1 1	mV mV mV	
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	Vdd Value for LVD Trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 111b VM[2:0] = 111b	2.86 2.96 3.07 3.92 4.39 4.55 4.63 4.72	2.92 3.02 3.13 4.00 4.48 4.64 4.73 4.81	2.98 <sup>[6]</sup> 3.08 3.20 4.08 4.57 4.74 <sup>[7]</sup> 4.82 4.91	V V V V V V	

#### Notes

Document Number: 001-13108 Rev. \*C Page 21 of 37

<sup>6.</sup> Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.

<sup>7.</sup> Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.



## DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Table 17. DC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
I <sub>DDP</sub>	Supply Current During Programming or Verify	_	15	30	mA	
V <sub>ILP</sub>	Input Low Voltage During Programming or Verify	_	_	0.8	V	
V <sub>IHP</sub>	Input High Voltage During Programming or Verify	2.1	_	_	V	
I <sub>ILP</sub>	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	_	_	0.2	mA	Driving internal pull-down resistor.
I <sub>IHP</sub>	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	_	_	1.5	mA	Driving internal pull-down resistor.
V <sub>OLV</sub>	Output Low Voltage During Programming or Verify	_	_	Vss + 0.75	V	
V <sub>OHV</sub>	Output High Voltage During Programming or Verify	Vdd - 1.0	_	Vdd	V	
Flash <sub>ENP</sub>	Flash Endurance (per block)	50,000 <sup>[8]</sup>	-	_	-	Erase/write cycles per block.
В						
Flash <sub>ENT</sub>	Flash Endurance (total) <sup>[9]</sup>	1,800,000	ı	_	1	Erase/write cycles.
Flash <sub>DR</sub>	Flash Data Retention	10	_	_	Years	

## Notes

Document Number: 001-13108 Rev. \*C Page 22 of 37

<sup>8.</sup> The 50,000 cycle Flash endurance per block will only be guaranteed if the Flash is operating within one voltage range. Voltage ranges are 3.0V to 3.6V and 4.75V to 5.25V.

A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles). For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.



## **AC Electrical Characteristics**

AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 18. AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>IMO245V</sub>	Internal Main Oscillator Frequency for 24 MHz (5V)	23.04	24	24.96 <sup>[10,11]</sup>	MHz	Trimmed for 5V operation using factory trim values.
F <sub>IMO243V</sub>	Internal Main Oscillator Frequency for 24 MHz (3.3V)	22.08	24	25.92 <sup>[11,12]</sup>	MHz	Trimmed for 3.3V operation using factory trim values.
F <sub>IMOUSB5V</sub>	Internal Main Oscillator Frequency with USB (5V) Frequency locking enabled and USB traffic present.	23.94	24	24.06 <sup>[11]</sup>	MHz	$ -10^{\circ}C \le T_{A} \le 85^{\circ}C $ $ 4.35 \le Vdd \le 5.15 $
F <sub>IMOUSB3V</sub>	Internal Main Oscillator Frequency with USB (3.3V) Frequency locking enabled and USB traffic present.	23.94	24	24.06 <sup>[11]</sup>	MHz	$ \begin{array}{l} -0^{\circ}C \leq T_{A} \leq 70^{\circ}C \\ 3.15 \leq Vdd \leq 3.45 \end{array} $
F <sub>CPU1</sub>	CPU Frequency (5V Nominal)	0.093	24	24.96 <sup>[10,11]</sup>	MHz	
F <sub>CPU2</sub>	CPU Frequency (3.3V Nominal)	0.093	12	12.96 <sup>[11,12]</sup>	MHz	
F <sub>BLK5</sub>	Digital PSoC Block Frequency (5V Nominal)	0	48	49.92 <sup>[10,11,13]</sup>	MHz	Refer to the AC Digital Block Specifications.
F <sub>BLK3</sub>	Digital PSoC Block Frequency (3.3V Nominal)	0	24	25.92 <sup>[11,13]</sup>	MHz	
F <sub>32K1</sub>	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
F <sub>32K_U</sub>	Internal Low Speed Oscillator Untrimmed Frequency	5	-	-	kHz	After a reset and before the m8c starts to run, the ILO is not trimmed. See the System Resets section of the PSoC Technical Reference Manual for details on timing this.
DC <sub>ILO</sub>	Internal Low Speed Oscillator Duty Cycle	20	50	80	%	
Jitter32k	32 kHz Period Jitter	_	100		ns	
Step24M	24 MHz Trim Step Size	_	50	_	kHz	
Fout48M	48 MHz Output Frequency	46.08	48.0	49.92 <sup>[10,12]</sup>	MHz	Trimmed. Utilizing factory trim values.
Jitter24M1	24 MHz Period Jitter (IMO) Peak-to-Peak	_	300		ps	
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	-	-	12.96	MHz	
SR <sub>POWER_</sub>	Power Supply Slew Rate	_	_	250	V/ms	Vdd slew rate during power up.
T <sub>POWERUP</sub>	Time from End of POR to CPU Executing Code	-	16	100	ms	Power up from 0V. See the System Resets section of the PSoC Technical Reference Manual.

#### Notes

Document Number: 001-13108 Rev. \*C Page 23 of 37

<sup>10. 4.75</sup>V < Vdd < 5.25V.

<sup>11.</sup> Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

12. 3.0V < Vdd < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.

<sup>13.</sup> See the individual user module data sheets for information on maximum frequencies for user modules.



Figure 5. 24 MHz Period Jitter (IMO) Timing Diagram




#### AC General Purpose I/O Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 19. AC GPI/O Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPI/O</sub>	GPI/O Operating Frequency	0	_	12	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	3	_	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	_	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	10	27	_	ns	Vdd = 3 to 5.25V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	10	22	_	ns	Vdd = 3 to 5.25V, 10% - 90%

Figure 6. GPI/O Timing Diagram



## AC Full-Speed USB Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-10^{\circ}C \leq T_{A} \leq 85^{\circ}C$ , or 3.0V to 3.6V and  $-10^{\circ}C \leq T_{A} \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 20. AC Full-Speed (12 Mbps) USB Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RFS</sub>	Transition Rise Time	4	_	20	ns	For 50 pF load.
T <sub>FSS</sub>	Transition Fall Time	4	_	20	ns	For 50 pF load.
T <sub>RFMFS</sub>	Rise/Fall Time Matching: (T <sub>R</sub> /T <sub>F</sub> )	90	_	111	%	For 50 pF load.
T <sub>DRATEFS</sub>	Full-Speed Data Rate	12 - 0.25%	12	12 + 0.25%	Mbps	

Document Number: 001-13108 Rev. \*C Page 24 of 37



## AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Power = High and Opamp Bias = High is not supported at 3.3V.

Table 21. 5V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROA</sub>	Rising Settling Time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	- - -	_ _ _	3.9 0.72 0.62	μs μs μs	
T <sub>SOA</sub>	Falling Settling Time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	- - -	_ _ _	5.9 0.92 0.72	μs μs μs	
SR <sub>ROA</sub>	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	0.15 1.7 6.5	- - -	- - -	V/μs V/μs V/μs	
SR <sub>FOA</sub>	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	0.01 0.5 4.0	- - -	- - -	V/μs V/μs V/μs	
BW <sub>OA</sub>	Gain Bandwidth Product Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	0.75 3.1 5.4	- - -	- - -	MHz MHz MHz	
E <sub>NOA</sub>	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	_	100	-	nV/rt-Hz	

Table 22. 3.3V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROA</sub>	Rising Settling Time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High	_ _	_ _	3.92 0.72	μs μs	
T <sub>SOA</sub>	Falling Settling Time from 20% of ∆V to 0.1% of ∆V (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High	_ _		5.41 0.72	μs μs	
SR <sub>ROA</sub>	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High	0.31 2.7	_ _	_ _	V/μs V/μs	
SR <sub>FOA</sub>	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High	0.24 1.8	_ _	_ _	V/μs V/μs	
BW <sub>OA</sub>	Gain Bandwidth Product Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High	0.67 2.8	_ _	_ _	MHz MHz	
E <sub>NOA</sub>	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	ı	100	-	nV/rt-Hz	

Document Number: 001-13108 Rev. \*C Page 25 of 37



When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1k resistance and the external capacitor.




Figure 7. Typical AGND Noise with P2[4] Bypass

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.




Figure 8. Typical Opamp Noise



## AC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 2.4V to 3.0V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 23. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RLPC</sub>	LPC response time	-	_	50	μS	≥ 50 mV overdrive comparator
						reference set within V <sub>REFLPC</sub> .

#### AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 24. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
Timer	Capture Pulse Width	50 <sup>[14]</sup>	_	_	ns	
	Maximum Frequency, No Capture	_	_	49.92	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, With Capture	_	_	25.92	MHz	
Counter	Enable Pulse Width	50 <sup>[14]</sup>	_	_	ns	
	Maximum Frequency, No Enable Input	_	_	49.92	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, Enable Input	_	_	25.92	MHz	
Dead	Kill Pulse Width:					
Band	Asynchronous Restart Mode	20	_	_	ns	
	Synchronous Restart Mode	50 <sup>[14]</sup>	_	_	ns	
	Disable Mode	50 <sup>[14]</sup>	_	_	ns	
	Maximum Frequency	_	_	49.92	MHz	4.75V < Vdd < 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	_	_	49.92	MHz	4.75V < Vdd < 5.25V.
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	_	_	24.6	MHz	
SPIM	Maximum Input Clock Frequency	_	_	8.2	MHz	Maximum data rate at 4.1 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	_	_	4.1	MHz	
	Width of SS_ Negated Between Transmissions	50 <sup>[14]</sup>	_	_	ns	
Trans- mitter	Maximum Input Clock Frequency	_	_	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency	-	_	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.

#### Note

Document Number: 001-13108 Rev. \*C Page 27 of 37

<sup>14.50</sup> ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



## AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 25. AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency for USB Applications	23.94	24	24.06	MHz	
-	Duty Cycle	47	50	53	%	
_	Power up to IMO Switch	150	_	_	μS	

#### AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 26. 5V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load Power = Low Power = High			2.5 2.5	μs μs	
T <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load Power = Low Power = High	- 1	_ _	2.2 2.2	μs μs	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load Power = Low Power = High	0.65 0.65		_ _	V/μs V/μs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load Power = Low Power = High	0.65 0.65		- -	V/μs V/μs	
BW <sub>OBSS</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100pF Load Power = Low Power = High	0.8 0.8	_ _	- -	MHz MHz	
BW <sub>OBLS</sub>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100pF Load Power = Low Power = High	300 300	<u>-</u> -	- -	kHz kHz	

Document Number: 001-13108 Rev. \*C Page 28 of 37



Table 27. 3.3V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	_	3.8	μS	
	Power = High	_	_	3.8	μS	
T <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	_	_	2.6	μS	
	Power = High	_	_	2.6	μS	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.5	_	_	V/μs	
	Power = High	0.5	_	_	V/μs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.5	_	_	V/μs	
	Power = High	0.5	_	_	V/μs	
BW <sub>OBSS</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	0.7	_	_	MHz	
	Power = High	0.7	_	_	MHz	
BW <sub>OBLS</sub>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	200	_	_	kHz	
	Power = High	200	_	_	kHz	

## AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 28. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RSCLK</sub>	Rise Time of SCLK	1	_	20	ns	
T <sub>FSCLK</sub>	Fall Time of SCLK	1	_	20	ns	
T <sub>SSCLK</sub>	Data Set up Time to Falling Edge of SCLK	40	_	_	ns	
T <sub>HSCLK</sub>	Data Hold Time from Falling Edge of SCLK	40	_	_	ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	_	8	MHz	
T <sub>ERASEB</sub>	Flash Erase Time (Block)	_	10	_	ms	
T <sub>WRITE</sub>	Flash Block Write Time	_	40	_	ms	
T <sub>DSCLK</sub>	Data Out Delay from Falling Edge of SCLK	_	_	45	ns	Vdd > 3.6
T <sub>DSCLK3</sub>	Data Out Delay from Falling Edge of SCLK	_	_	50	ns	$3.0 \le Vdd \le 3.6$
T <sub>ERASEAL</sub>	Flash Erase Time (Bulk)	_	40	_	ms	Erase all blocks and protection fields at once.
T <sub>PROGRA</sub> M_HOT	Flash Block Erase + Flash Block Write Time	_	_		ms	$0^{\circ}C \le T_{J} \le 100^{\circ}C$
T <sub>PROGRA</sub> M_COLD	Flash Block Erase + Flash Block Write Time	_	-	200 <sup>[15]</sup>	ms	$-40$ °C $\leq T_J \leq 0$ °C

Document Number: 001-13108 Rev. \*C Page 29 of 37

<sup>15.</sup> For the full industrial range, the user must employ a Temperature Sensor User Module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.




## AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 29. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins for Vdd

Cymhal	Description	Standar	d-Mode	Fast-	Mode	Unito	Netoo
Symbol	Description	Min	Max	Min	Max	Units	Notes
F <sub>SCLI2C</sub>	SCL Clock Frequency	0	100	0	400	kHz	
T <sub>HDSTAI2</sub> C	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.		_	0.6	_	μS	
T <sub>LOWI2C</sub>	LOW Period of the SCL Clock	4.7	_	1.3	-	μS	
T <sub>HIGHI2C</sub>	HIGH Period of the SCL Clock	4.0	_	0.6	_	μS	
T <sub>SUSTAI2</sub>	Set-up Time for a Repeated START Condition	4.7	_	0.6	_	μS	
T <sub>HDDATI2</sub>	Data Hold Time	0	-	0	_	μS	
T <sub>SUDATI2</sub>	Data Set-up Time	250	_	100 <sup>[16]</sup>	_	ns	
T <sub>SUSTOI2</sub>	Set-up Time for STOP Condition	4.0	_	0.6	_	μS	
T <sub>BUFI2C</sub>	Bus Free Time Between a STOP and START Condition	4.7	_	1.3	_	μS	
T <sub>SPI2C</sub>	Pulse Width of spikes are suppressed by the input filter.	_	_	0	50	ns	



## Note

Document Number: 001-13108 Rev. \*C Page 30 of 37

<sup>16.</sup> A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.



# **Packaging Information**

This section illustrates the package specification for the CY8CLED04 EZ-Color device, along with the thermal impedance for the package and solder reflow peak temperatures.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled PSoC Emulator Pod Dimensions at http://www.cypress.com/design/MR10161.




Figure 10. 68-Pin (8X8X0.90 mm) QFN (Sawn Type)

- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.17g
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-09618 \*C

Important Note For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf.

Important Note Pinned vias for thermal conduction are not required for the low-power device.



## **Thermal Impedance**

Package	Typical θ <sub>JA</sub> <sup>[17, 18]</sup>
68 QFN	13.05°C/W

## **Solder Reflow Peak Temperature**

Following is the minimum solder reflow peak temperature to achieve good solderability.

Package	Minimum Peak Temperature <sup>[19]</sup>	Maximum Peak Temperature		
68 QFN	240°C	260°C		

Notes
 17. T<sub>J</sub> = T<sub>A</sub> + POWER x θ<sub>JA</sub>
 18. To achieve the thermal impedance specified for the QFN package, the center thermal pad should be soldered to the PCB ground plane.
 19. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5°C with Sn-Pb or 245 ± 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



## **Development Tools**

#### Software

This section presents the development tools available for all current PSoC device families including the CY8CLED04 EZ-Color.

#### PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at

http://www.cypress.com/psocdesigner and includes a free C compiler.

#### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com/psocprogrammer.

#### **Evaluation Tools**

All evaluation tools can be purchased from the Cypress Online Store.

#### CY3261A-RGB EZ-Color RGB Kit

The CY3261A-RGB board is a preprogrammed HB LED color mix board with seven pre-set colors using the CY8CLED16 EZ-Color HB LED Controller. The board is accompanied by a CD containing the color selector software application, PSoC Designer, PSoC Programmer, and a suite of documents, schematics, and firmware examples. The color selector software application can be installed on a host PC and is used to control the EZ-Color HB LED controller using the included USB cable. The application enables you to select colors via a CIE 1931 chart or by entering coordinates. The kit includes:

- Training Board (CY8CLED16)
- One mini-A to mini-B USB Cable
- PSoC Designer CD-ROM
- Design Files and Application Installation CD-ROM

To program and tune this kit via PSoC Designer you must use a Mini Programmer Unit (CY3217 Kit) and a CY3240-I2CUSB kit.

#### CY3263-ColorLock Evaluation Kit

The CY3263-ColorLock evaluation board demonstrates the ability of the EZ-Color device to use real-time optical feedback to control three primary, high brightness LEDs and create accurate, mixed-color output. The kit includes:

- CY3263-ColorLock Evaluation Board
- Tools CD, which includes:
  - □ PSoC Programmer
  - ☐ .NET Framework 2.0 (for Windows 2000 and Windows XP)
  - □ PSoC Designer
  - ColorLock Express Pack
  - ☐ CY3263-ColorLock EZ-Color Kit CD
  - ColorLock Monitor Application
  - ☐ Kit Documents (Quick Start, Kit Guide, Release Note, Application Note, Data Sheets, Schematics, and Layouts)
  - □ Firmware
- Retractable USB Cable (A to Mini-B)
- PSoC MiniProg Programmer
- Power Supply Adapter

#### CY3265-RGB EZ-Color Evaluation Kit

The CY3265-RGB evaluation board demonstrates the ability of the EZ-Color device to use real-time temperature feedback to control three primary, high brightness LEDs and create accurate, mixed-color output. There are three variations of the kit available, depending on the LED manufacturer of the LEDs on the board: CY3265C-RGB (Cree LEDs), CY3265N-RGB (Nichia LEDs), or CY3265O-RGB (OSRAM LEDs). The kit includes:

- CY3265C-RGB Evaluation Board
- Tools CD, which includes:
  - □ PSoC Programmer
  - □ PSoC Designer
  - □ .NET Framework 2.0 (Windows XP 32 bit)
- Kit Documents (Quick Start, Kit Guide, Release Note, Application Note, Data Sheets, Schematics, and Layouts) Firmware
- Blue PCA Enclosure/Case
- 12V 1A Power Supply
- Retractable USB Cable (A to Mini-B)
- PSoC MiniProg Programmer
- Quick Start Guide



#### CY3210-MiniProg1

The CY3210-MiniProg1 kit allows a user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3210-PSoCFval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### **Device Programmers**

All device programmers can be purchased from the Cypress Online Store.

## CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- 3 Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD

- Getting Started Guide
- USB 2.0 Cable

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

**Note** CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

## Accessories (Emulation and Programming)

Table 30. Emulation and Programming Accessories

Part #	Pin Package	Flex-Pod Kit <sup>[20]</sup>	Adapter <sup>[21]</sup>
CY8CLED04-68LTXI	68 QFN	CY3250-LED04	Adapters can be found at http://www.emulation.com.

### **Third Party Tools**

Several tools have been specially designed by the following third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at <a href="http://www.cypress.com">http://www.cypress.com</a> under Design Support >> Development Kits/Boards.

#### **Build a PSoC Emulator into Your Board**

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, see Application Note "Debugging - Build a PSoC Emulator into Your Board - AN2323".

#### Notes

<sup>20.</sup> Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

<sup>21.</sup> Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at <a href="http://www.emulation.com">http://www.emulation.com</a>.



# **Ordering Information**


## **Key Device Features**

The following table lists the CY8CLED04 EZ-Color device key package features and ordering codes.

**Table 31. Device Key Features and Ordering Information** 

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Temperature Range	Digital Blocks	Analog Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
68-Pin (8X8 mm) Sawn	CY8CLED04-68LTXI	16K	1K	-40C to +85C	4	6	56	48	2	Yes
68-Pin (8X8 mm) Sawn (Tape and Reel)	CY8CLED04-68LTXIT	16K		-40C to +85C	4	6	56	48	2	Yes

## **Ordering Code Definitions**





# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	1148504	SFVTMP3	See ECN	New document.
*A	2657959	DPT/PYRS	02/11/2009	Added package diagram 001-09618 and updated Ordering Information table
*B	2794355	ХВМ	10/28/2009	Added "Contents" on page 3. Updated "Development Tools" on page 7. Corrected FCPU1 and FCPU2 parameters in "AC Chip-Level Specifications" on page 23.
*C	2850593	FRE/DSG/HMT	01/14/2010	Removed pruned/obsolete parts (CY8CLED04-68LFXI). Updated DC GPIO, AC Chip-Level, and AC Programming Specifications as follows: Modified TWRITE specifications. Replaced TRAMP time) specification with SRPOWER_UP (slew rate) specification. Added note to Flash Endurance specification. Added IOH, IOL, DCILO, F32K_U, TPOWERUP, TERASEALL, TPROGRAM_HOT, and TPROGRAM_COLD specifications. Corrected the Pod Kit part numbers. Updated Development Tools. Updated Copyright and Sales, Solutions, and Legal Information URLs. Updated 68-Pin QFN (Sawn Type) package diagram.



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc

Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC® Solutions
psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2007-2009, 2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-13108 Rev. \*C

Revised January 15, 2010

Page 37 of 37