RENESAS

HD74ACT161/HD74ACT163

Synchronous Presettable Binary Counter

Description

The HD74ACT161 and HD74ACT163 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The HD74ACT161 have an asynchronous Master Reset input that overrides all other inputs and forces the outputs Low. The HD74ACT163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

Features

- Synchronous Counting and Loading

- High-Speed Synchronous Expansion

- Typical Count Rate of 125 MHz

- Outputs Source/Sink 24 mA

- HD74ACT161 and HD74ACT163 have TTL-Compatible Inputs

- Ordering Information: Ex. HD74ACT161

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74ACT161FPEL	SOP-16 pin (JEITA)	FP-16DAV	FP	EL (2,000 pcs/reel)
HD74ACT161RPEL	SOP-16 pin (JEDEC)	FP-16DNV	RP	EL (2,500 pcs/reel)

Notes: 1. Please consult the sales office for the above package availability.

2. The packages with lead-free pins are distinguished from the conventional products by adding V at the end of the package code.

Pin Arrangement

$\overline{*R}$	1		16	V_{CC}
CP	2		15	TC
P_0	3		14	Q_0
P_1	4		13	Q_1
P_2	5		12	Q_2
P_3	6		11	Q_3
CEP	7		10	CET
GND	8		9	$\overline{PE}$

(Top view)

RENESAS

Logic Symbol

* · $\overline{\text{MR}}$ for HD74ACT161
· $\overline{\text{SR}}$ for HD74ACT163

Pin Names

CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input
$\overline{\text{MR}}$ (HD74ACT161)	Asynchronous Master Reset Input
$\overline{\text{SR}}$ (HD74ACT163)	Synchronous Reset Input
P_0 to P_3	Parallel Data Inputs
$\overline{\text{PE}}$	Parallel Enable Input
Q_0 to Q_3	Flip-Flop Outputs
TC	Terminal Count Output

Functional Description

The HD74ACT161 and HD74ACT163 count in modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the HD74ACT161) occur a reset of, and synchronous with, the Low-to-High transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset (HD74ACT161),
synchronous reset (HD74ACT163), parallel load, countup and hold. Five control inputs – Master Reste ($\overline{\text{MR}}$, HD74ACT161), Synchronous Reset ($\overline{\text{SR}}$, HD74ACT163), Parallel Enable ($\overline{\text{PE}}$), Count Enable Parallel (CEP) and Count Enable Trickle (CET) – determine the mode of operation, as shown in the Mode Select Table. A Low signal on $\overline{\text{MR}}$ overrides all other inputs and asynchronously forces all outputs Low. A Low signal on $\overline{\text{SR}}$ overrides counting and parallel loading and allows all outputs to go Low on the next rising edge of CP. A Low signal on $\overline{\text{PE}}$ overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With $\overline{\text{PE}}$ and $\overline{\text{MR}}$ (HD74ACT161) or $\overline{\text{SR}}$ (HD74ACT163) High, CEP and CET permit counting when both are High. Conversely, a Low signal on either CEP or CET inhibits counting.

The HD74ACT161 and HD74ACT163 use D-type edge-triggered flip-flops and changing the $\overline{\text{SR}}$, $\overline{\text{PE}}$, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed. The Terminal Count (TC) output is High when CET is High and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers.

Logic Equations: Count Enable = CEP•CET•$\overline{\text{PE}}$

TC = Q_0•Q_1•Q_2•Q_3•CET

Mode Select Table

$\overline{SR}$*1	$\overline{PE}$	CET	CEP	Action on the Rising Clock Edge (⌐)
L	X	X	X	Reset (Clear)
H	L	X	X	Load (Pn → Qn)
H	H	H	H	Count (Increment)
H	H	L	X	No change (Hold)
H	H	X	L	No change (Hold)

Note: 1. For HD74ACT163

    H : High Voltage Level

    L : Low Voltage Level

    X : Immaterial

State Diagram

Block Diagram

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Condition
Supply voltage	V_{CC}	−0.5 to 7	V	
DC input diode current	I_{IK}	−20	mA	$V_I = -0.5V$
		20	mA	$V_I = Vcc+0.5V$
DC input voltage	V_I	−0.5 to Vcc+0.5	V	
DC output diode current	I_{OK}	−50	mA	$V_O = -0.5V$
		50	mA	$V_O = Vcc+0.5V$
DC output voltage	V_O	−0.5 to Vcc+0.5	V	
DC output source or sink current	I_O	±50	mA	
DC V_{CC} or ground current per output pin	I_{CC}, I_{GND}	±50	mA	
Storage temperature	Tstg	−65 to +150	°C	

Recommended Operating Conditions

Item	Symbol	Ratings	Unit	Condition
Supply voltage	V_{CC}	2 to 6	V	
Input and output voltage	V_I, V_O	0 to V_{CC}	V	
Operating temperature	Ta	−40 to +85	°C	
Input rise and fall time (except Schmitt inputs) V_{IN} 0.8 to 2.0 V	tr, tf	8	ns/V	$V_{CC} = 4.5V$ $V_{CC} = 5.5V$

DC Characteristics

Item	Symbol	V_{CC} (V)	Ta = 25°C			Ta = −40 to +85°C		Unit	Condition	
			min.	typ.	max.	min.	max.			
Input voltage	V_{IH}	4.5	2.0	1.5	—	2.0	—	V	$V_{OUT} = 0.1$ V or Vcc−0.1 V	
		5.5	2.0	1.5	—	2.0	—			
	V_{IL}	4.5	—	1.5	0.8	—	0.8		$V_{OUT} = 0.1$ V or Vcc−0.1 V	
		5.5	—	1.5	0.8	—	0.8			
Output voltage	V_{OH}	4.5	4.4	4.49	—	4.4	—	V	$V_{IN} = V_{IL}$ or V_{IH} $I_{OUT} = -50$ µA	
		5.5	5.4	5.49	—	5.4	—			
		4.5	3.94	—	—	3.80	—		$V_{IN} = V_{IL}$	$I_{OH} = -24$ mA
		5.5	4.94	—	—	4.80	—			$I_{OH} = -24$ mA
	V_{OL}	4.5	—	0.001	0.1	—	0.1		$V_{IN} = V_{IL}$ or V_{IH} $I_{OUT} = 50$ µA	
		5.5	—	0.001	0.1	—	0.1			
		4.5	—	—	0.32	—	0.37		$V_{IN} = V_{IL}$	$I_{OL} = 24$ mA
		5.5	—	—	0.32	—	0.37			$I_{OL} = 24$ mA
Input current	I_{IN}	5.5	—	—	±0.1	—	±1.0	µA	$V_{IN} = V_{CC}$ or GND	
I_{CC}/input current	I_{CCT}	5.5	—	0.6	—	—	1.5	mA	$V_{IN} = V_{CC}-2.1$ V	
Dynamic output current*	I_{OLD}	5.5	—	—	—	86	—	mA	$V_{OLD} = 1.1$ V	
	I_{OHD}	5.5	—	—	—	−75	—	mA	$V_{OHD} = 3.85$ V	
Quiescent supply current	I_{CC}	5.5	—	—	8.0	—	80	µA	$V_{IN} = V_{CC}$ or ground	

*Maximum test duration 2.0 ms, one output loaded at a time.

AC Characteristics: HD74ACT161

Item	Symbol	V_{CC} (V)[1]	Ta = +25°C C_L = 50 pF Min	Typ	Max	Ta = −40°C to +85°C C_L = 50 pF Min	Max	Unit
Maximum count frequency	f_{max}	5.0	115	125	—	100	—	MHz
Propagation delay CP to Q_n ($\overline{PE}$ Input HIGH or LOW)	t_{PLH}	5.0	1.0	5.5	9.5	1.0	10.5	ns
Propagation delay CP to Q_n ($\overline{PE}$ Input HIGH or LOW)	t_{PLH}	5.0	1.0	6.0	10.5	1.0	11.5	ns
Propagation delay CP to TC	t_{PLH}	5.0	1.0	7.0	11.0	1.0	12.5	ns
Propagation delay CP to TC	t_{PHL}	5.0	1.0	8.0	12.5	1.0	13.5	ns
Propagation delay CET to TC	t_{PLH}	5.0	1.0	5.5	8.5	1.0	10.0	ns
Propagation delay CET to TC	t_{PHL}	5.0	1.0	6.0	9.5	1.0	10.5	ns
Propagation delay $\overline{MR}$ to Q_n	t_{PHL}	5.0	1.0	6.0	10.0	1.0	11.0	ns
Propagation delay $\overline{MR}$ to TC	t_{PHL}	5.0	1.0	8.0	13.5	1.0	14.5	ns

Note: 1. Voltage Range 5.0 is 5.0 V ± 0.5 V

AC Operating Requirements: HD74ACT161

Item	Symbol	V_{CC} (V)[1]	Ta = +25°C C_L = 50 pF Typ	Guaranteed Minimum	Ta = −40°C to +85°C C_L = 50 pF	Unit
Set-up time, HIGH or LOW P_n to CP	t_{su}	5.0	4.0	9.5	11.5	ns
Hold time, HIGH or LOW P_n to CP	t_h	5.0	−5.0	0	0	ns
Setup time, HIGH or LOW $\overline{MR}$ to CP	t_{su}	5.0	4.0	8.5	9.5	ns
Hold time, HIGH or LOW $\overline{MR}$ to CP	t_h	5.0	−5.5	−0.5	−0.5	ns
Setup time, HIGH or LOW $\overline{PE}$ to CP	t_{su}	5.0	4.0	8.5	9.5	ns
Hold time, HIGH or LOW $\overline{PE}$ to CP	t_h	5.0	−5.5	−0.5	−0.5	ns
Setup time, HIGH or LOW CEP or CET to CP	t_{su}	5.0	2.5	5.5	6.5	ns
Hold time, HIGH or LOW CEP or CET to CP	t_h	5.0	−3.0	0	0	ns
Clock pulse width (Load) HIGH or LOW	t_w	5.0	2.0	3.0	3.5	ns
Clock pulse width (Count) HIGH or LOW	t_w	5.0	2.0	3.0	3.5	ns
$\overline{MR}$ pulse width, LOW	t_w	5.0	3.0	3.0	7.5	ns
Recovery time $\overline{MR}$ to CP	t_{rec}	5.0	0	0	0.5	ns

Note: 1. Voltage Range 5.0 is 5.0 V ± 0.5 V

RENESAS

Capacitance

Item	Symbol	Typ	Unit	Condition
Input capacitance	C_{IN}	4.5	pF	V_{CC} = 5.5 V
Power dissipation capacitance	C_{PD}	45.0	pF	V_{CC} = 5.0 V

AC Characteristics: HD74ACT163

Item	Symbol	V_{CC} (V)[1]	Ta = +25°C C_L = 50 pF			Ta = –40°C to +85°C C_L = 50 pF		Unit
			Min	Typ	Max	Min	Max	
Maximum count frequency	f_{max}	5.0	120	128	—	105	—	MHz
Propagation delay CP to Q_n ($\overline{PE}$ Input HIGH or LOW)	t_{PLH}	5.0	1.0	5.5	10.0	1.0	11.0	ns
Propagation delay CP to Q_n ($\overline{PE}$ Input HIGH or LOW)	t_{PHL}	5.0	1.0	6.0	11.0	1.0	12.0	ns
Propagation delay CP to TC	t_{PLH}	5.0	1.0	7.0	11.5	1.0	13.5	ns
Propagation delay CP to TC	t_{PHL}	5.0	1.0	8.0	13.5	1.0	15.0	ns
Propagation delay CET to TC	t_{PLH}	5.0	1.0	5.5	9.0	1.0	10.5	ns
Propagation delay CET to TC	t_{PHL}	5.0	1.0	6.0	10.0	1.0	11.0	ns

Note: 1. Voltage Range 5.0 is 5.0 V ± 0.5 V

AC Operating Requirements: HD74ACT163

Item	Symbol	V_{CC} (V)[1]	Ta = +25°C C_L = 50 pF	Ta = –40°C to +85°C C_L = 50 pF		Unit
			Typ	Guaranteed Minimum		
Set-up time, HIGH or LOW P_n to CP	t_{su}	5.0	4.0	10.0	12.0	ns
Hold time, HIGH or LOW P_n to CP	t_h	5.0	–5.0	0.5	0.5	ns
Setup time, HIGH or LOW $\overline{SR}$ to CP	t_{su}	5.0	4.0	10.0	11.5	ns
Hold time, HIGH or LOW $\overline{SR}$ to CP	t_h	5.0	–5.5	–0.5	–0.5	ns
Setup time, HIGH or LOW $\overline{PE}$ to CP	t_{su}	5.0	4.0	8.5	10.5	ns
Hold time, HIGH or LOW $\overline{PE}$ to CP	t_h	5.0	–5.5	–0.5	0	ns
Setup time, HIGH or LOW CEP or CET to CP	t_{su}	5.0	2.5	5.5	6.5	ns
Hold time, HIGH or LOW CEP or CET to CP	t_h	5.0	–3.0	0	0.5	ns
Clock pulse width (Load) HIGH or LOW	t_w	5.0	2.0	3.5	3.5	ns
Clock pulse width (Count) HIGH or LOW	t_w	5.0	2.0	3.5	3.5	ns

Note: 1. Voltage Range 5.0 is 5.0 V ± 0.5 V

Capacitance

Item	Symbol	Typ	Unit	Condition
Input capacitance	C_{IN}	4.5	pF	V_{CC} = 5.5 V
Power dissipation capacitance	C_{PD}	45.0	pF	V_{CC} = 5.0 V

Package Dimensions

As of January, 2003

Unit: mm

10.06

10.5 Max

16   9

5.5

1   8

0.80 Max

2.20 Max

1.27

$*0.40 \pm 0.06$

0.10 ± 0.10

△ | 0.15

⊕ | 0.12 Ⓜ

$*0.20 \pm 0.05$

$7.80 ^{+0.20}_{-0.30}$

1.15

0˚ − 8˚

0.70 ± 0.20

Package Code	FP-16DAV
JEDEC	—
JEITA	Conforms
Mass (reference value)	0.24 g

*Ni/Pd/Au plating

As of January, 2003

Unit: mm

9.9

10.3 Max

16   9

3.95

1   8

1.27

0.635 Max

$*0.40 \pm 0.06$

$0.14 ^{+0.11}_{-0.04}$

1.75 Max

△ | 0.15

⊕ | 0.25 Ⓜ

$*0.20 \pm 0.05$

$6.10 ^{+0.10}_{-0.30}$

1.08

0˚ − 8˚

$0.60 ^{+0.67}_{-0.20}$

Package Code	FP-16DNV
JEDEC	Conforms
JEITA	Conforms
Mass (reference value)	0.15 g

*Ni/Pd/Au plating

RENESAS

RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001