
MHR Series

9x14 mm, 5.0 Volt, HCMOS/TTL, Clock Oscillator










0.200 (5.08)



* Consult factory regarding availability of "B" and "C" symmetry codes, and "8" Stability code.

	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes
	Frequency Range	F	1		80	MHz	
	Operating Temperature	TA	(See ordering information)				
	Storage Temperature	Ts	-55		+125	°C	
	Frequency Stability	ΔF/F	(See ordering information)				
	Aging						
	1st Year		-5		+5	ppm	
	Thereafter (per year)		-5		+5	ppm	
	Input Voltage	Vdd	4.5	5.0	5.5	V	
	Input Current	ldd			30	mA	1.000 to 40.000 MHz
					50	mΑ	40.001 to 50.000 MHz
пs					55	mA	50.001 to 80.000 MHz
Specifications	Output Type						HCMOS/TTL
ဋ္ဌ	Load						See Note 1
i i	1 to 50 MHz			TTL or 50			
ď	50.001 to 67 MHz		5	TTL or 30	pF		
7	67.001 to 80 MHz			15 pF			
2	Symmetry (Duty Cycle)			(See ordering information)			See Note 2
Electrical	Logic "1" Level	Voh	90% Vdd			V	HCMOS Load
			Vdd-0.5			V	TTL Load
	Logic "0" Level	Vol			10% Vdd	V	HCMOS Load
			<u> </u>		0.5	V	TTL Load
	Output Current				±12	mA	
	Rise/Fall Time	Tr/Tf					See Note 3
	1 to 40 MHz				10	ns	
	40.001 to 50 MHz				8	ns	
	50.001 to 80 MHz				6	ns	
	Tristate Function		Input Logic "1" or floating: output active				
			Input Logic "0": output disables to high-Z			ļ	
	Start up Time	D:		-	10	ms	4.0:
	Random Jitter	Rj	L	5	12	ps RMS	1-Sigma
_							
Į	Mechanical Shock		TD-202, Met				
Environmental	Vibration	MIL-S	STD-202, Method 201 & 204 (10 g's from 10-2000				00 Hz)
5	Thermal Cycle	MIL-S	STD-883, Method 1010, B (-55°C to +125°C, 15 min dwell, 10 cycles)				
₹	Hermeticity	MIL-S	STD-202, Method 112				
一一一	Solderability	Per FIA LSTD-002					

- Solderability Per EIAJ-STD-002

 Max Soldering Conditions See solder profile, Figure 1
 - 1. TTL load see Load Circuit Diagram #1. HCMOS load see Load Circuit Diagram #2. Symmetry is measured at 1.4 V with TTL load and at 50% Vdd with HCMOS load.
 - 3. Rise/Fall times are measured between 0.5 V and 2.4 V for TTL load, and between 10% and 90% Vdd for HCMOS load.

_	├	 0.200 (5.08)
-	╼╢	0.050	(1.27)
	 }		_ (8.80)
[H H	# +	
0.118	(3.00)	J	

SUGGESTED SOLDER PAD LAYOUT

NOTE: A capacitor of value 0.01 μ F or greater between Vdd and Ground is recommended.

Pin Connections

PIN	FUNCTION		
1	N/C or Tristate		
2	Gro und		
3	Output		
4	+Vdd		

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.





