1. General description

The TEA1761T is a member of the new generation of Synchronous Rectifier (SR) controller ICs for switched mode power supplies. Its high level of integration allows the design of a cost-effective power supply with a very low number of external components.

The TEA1761T is a controller IC dedicated for synchronous rectification on the secondary side of discontinuous conduction mode and quasi resonant flyback converters. Besides electronics for synchronous rectification, it also has integrated circuitry for output voltage and output current regulation.

The TEA1761T is fabricated in a Silicon On Insulator (SOI) process. This NXP SOI process makes possible a wide range of operation.

2. Features

2.1 Distinctive features

- Combined synchronous rectification and primary feedback control functionality
- Wide supply voltage range (8.6 V to 38 V)
- High level of integration, resulting in a very low external component count
- Wide opto coupler output voltage range (3.5 V to 38 V)
- Accurate internal voltage reference for voltage control (within 1 %)
- High driver output voltage of 10 V to drive all MOSFET brands to the lowest R_{DSon}

2.2 Green features

- Low current consumption
- High system efficiency from no load to full load

2.3 Protection features

- Undervoltage protection
- Internal over-temperature protection

3. Applications


The TEA1761T is intended for adapters. The device can also be used in all other discontinuous conduction mode and quasi resonant flyback systems that demand a highly efficient and cost-effective solution.



4. Ordering information


Table 1. Ordering information				
Type number Package				
	Name	Description	Version	
TEA1761T/N2	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1	

5. Block diagram



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
SRSENSE	1	synchronous timing input
GND	2	ground
n.c.	3	not connected
DRIVER	4	driver output for SR MOSFET
OPTO	5	opto coupler driver output
VSENSE	6	sense input for voltage control
ISENSE	7	sense input for current control
V _{CC}	8	supply voltage

7. Functional description

The TEA1761T is the controller for synchronous rectification to be used in discontinuous conduction mode and quasi resonant flyback converters. Besides controlling the SR MOSFET, the TEA1761T contains the voltage reference and amplifiers to regulate and control the output voltage and current of the power supply.

7.1 Start-up and undervoltage lock out


The IC leaves the under-voltage lock-out state and activates the synchronous rectifier circuitry and also the voltage/current sense circuitry as soon as the voltage on the V_{CC} pin is above 8.6 V (typical). As soon as the voltage drops below 8.1 V (typical), the under-voltage lock-out state is re-entered and the SR driver output is actively kept low and also the opto driver output is disabled.

7.2 Synchronous rectification

After a negative voltage (-310 mV typical) is sensed on the SRSENSE pin, the driver output voltage is made high and the external MOSFET is switched on. As soon as the SRSENSE voltage rises to -55 mV, the driver output voltage is regulated to maintain the -55 mV on the SRSENSE pin. As soon as the SRSENSE voltage is above -12 mV, the

driver output is pulled to ground. After switch-on of the SR MOSFET, the input signal on the SRSENSE pin is blanked for 2 μ s (typical). This will eliminate false switch-off due to high frequency ringing at the start of the secondary stroke.

Because the driver output voltage is reduced as soon as the voltage on the SRSENSE pin is -55 mV, the external power switch can be switched off fast when the current through the switch reaches zero. With this zero-current switch off, no separate standby mode is needed to maintain high efficiency during no-load operation. The zero current is detected by sensing a -12 mV level on the SRSENSE pin. See Figure 3.



If the secondary stroke of the flyback converter is shorter than 2 μ s (typical), the driver output is disabled. This will guarantee stable operation for very low duty cycles. When the secondary stroke increases above 2.2 μ s (typical) then the driver output is again enabled.

7.3 SMPS output voltage and current regulation

The output voltage of the flyback Switched Mode Power Supply (SMPS) can be controlled by sensing the output voltage via pin V_{SENSE}. The feedback loop via the primary controller can regulate the output voltage of the switched mode power supply by regulating the voltage on pin V_{SENSE}, to 2.5 V.

Also the output current of the flyback SMPS can be controlled or limited. The voltage on pin I_{SENSE} is regulated or limited to 50 mV above the voltage on pin GND.

7.4 Opto output

The opto output is intended to drive an opto coupler (see Figure 5). The opto output has an open-drain output configuration. The maximum sink current is internally limited to 5 mA (typical). The output is linearly controlled via the V_{SENSE} and I_{SENSE} input pins. An over-temperature situation will switch the opto output to its maximum sink current.

During start-up ($V_{CC} < V_{startup}$) and undervoltage lock-out the output is disabled.

7.5 Supply management

All (internal) reference voltages are derived from a temperature compensated, on-chip band gap circuit. The reference voltage is trimmed to an accuracy within 1 %.

7.6 OverTemperature Protection (OTP)

The IC provides an accurate internal overtemperature protection of 150 $^{\circ}$ C (typical). The IC will maximize the current of pin OPTO as soon as the internal temperature limit is reached. The opto signal can be used on the primary side of the flyback controller to activate the SMPS protection or limit the output power. As soon as the overtemperature condition is solved, normal operation will resume.

7.7 Driver

The driver circuit to the gate of the external power MOSFET has a source capability of typically 250 mA and a sink capability of typically 2.7 A. This permits fast turn-on and turn-off of the power MOSFET for efficient operation. The output voltage of the driver is limited to 10 V (typical). This high output voltage will drive all MOSFET brands to the minimum on-state resistance.

During start-up conditions ($V_{CC} < V_{startup}$) and undervoltage lock-out the driver output voltage is actively pulled low.

8. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are measured with respect to ground (pin 2); positive currents flow into the chip. The voltage ratings are valid provided other ratings are not violated; current ratings are valid provided the other ratings are not violated.

Symbol	Parameter	Conditions		Min	Мах	Unit
Voltages						
V _{CC}	supply voltage	continuous		-0.4	+38	V
V _{OPTO}	voltage on pin OPTO	continuous		-0.4	+38	V
V _{SRSENSE}	voltage on pin SRSENSE	continuous		-	120	V
V _{VSENSE}	voltage on pin VSENSE	continuous		-0.4	+5	V
VISENSE	voltage on pin ISENSE			-0.4	+5	V
Currents						
I _{OPTO}	current on pin OPTO			-	12	mA
I _{DRIVER}	current on pin DRIVER	duty cycle < 10 %		-0.8	+3	А
I _{SRSENSE}	current on pin SRSENSE			-3	-	mA
General						
P _{tot}	total power dissipation	T _{amb} < 80 °C		-	0.45	W
T _{stg}	storage temperature			-55	+150	°C
Tj	junction temperature			-20	+150	°C
ESD						
V _{ESD}	electrostatic discharge voltage	class 2				
		human body model	<u>[1]</u>	-	2000	V
		machine model	[2]	-	200	V
		charged device model		-	500	V

[1] Equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.


[2] Equivalent to discharging a 200 pF capacitor through a 0.75 μ H coil and a 10 Ω resistor.

9. Thermal characteristics

Table 4.	Thermal characteristics		
Symbol	Parameter	Conditions	Typ Unit
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	150 K/W

The graph in Figure 4 shows the relationship between junction temperature and VSENSE voltage.

GreenChip synchronous rectifier controller



10. Characteristics

Table 5.Characteristics

 $T_{amb} = 25 \circ C$; $V_{CC} = 20 V$; all voltages are measured with respect to ground (pin 2); currents are positive when flowing into the IC; unless otherwise specified.

$\begin{split} & \text{hysteresis voltage} & \text{hysteresis voltage} & \text{II} & 0.5 \\ & \text{lcC(oper)} & \text{operating supply current} & \underbrace{V_{CC} = 8 \ V(V_{CC} < V_{startup})}_{\text{under normal operation; no load on}} & - & 1 & - \\ & \text{under normal operation; no load on} & - & 1.4 & - \\ & \text{synchronous rectification sense input (pin SRSENSE)} & & & & & \\ & \text{vact(drv)} & \text{driver activation voltage} & -340 & -310 & -2 \\ & V_{reg(drv)} & \text{driver regulation voltage} & -65 & -55 & -4 \\ & V_{deact(drv)} & \text{driver regulation voltage} & -65 & -55 & -4 \\ & V_{deact(drv)} & \text{driver activation delay} & -12 & -12 & -12 \\ & \text{td}(act)(drv) & \text{driver activation delay} & -12 & -12 & -12 \\ & \text{tact(sr)(min)} & \text{minimum synchronous} & \text{short time} & 1.5 & 2 & 2.5 \\ \hline & \text{Driver (pin DRIVER)} & & & & -1.4 \\ & \text{long time} & 1.7 & 2.2 & 2.5 \\ \hline & \text{lsource} & \text{source current} & V_{CC} = 15 \ V; \ voltage on pin DRIVER = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} & - & & 1 & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} & - & & & & & \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1.4 & -1 \\ \hline & \text{voltage on pin DRIVER} = 2 \ V & 1 & 1 & 1.$	x Unit	Max	Тур	Min		Conditions	Parameter	Symbol
$\begin{array}{c c c c c c } & hysteresis voltage & 1 & 0.5 \\ \hline lcC(oper) & operating supply current & V_{CC} = 8 V (V_{CC} < V_{startup}) & - & 1 & - \\ \hline under normal operation; no load on \\ pin DRIVER & & 1.4 & - \\ \hline Synchronous rectification sense input (pin SRSENSE) & & & & \\ \hline V_{act(drv)} & driver activation voltage & -340 & -310 & -2 \\ \hline V_{reg(drv)} & driver regulation voltage & -65 & -55 & -4 \\ \hline V_{deact(drv)} & driver regulation voltage & -65 & -55 & -4 \\ \hline V_{deact(drv)} & driver activation delay time & -12 & -12 & -12 \\ t_{d(act)(drv)} & driver activation delay time & -12 & -12 & -12 \\ \hline t_{act(sr)(min)} & minimum synchronous rectification active time & 1.5 & 2 & 2.5 \\ \hline Driver (pin DRIVER & & -1.7 & 2.2 & 2.5 \\ \hline Driver (pin DRIVER & & -0.3 & -0.25 & -0 \\ \hline l_{sink} & sink current & V_{CC} = 15 V; voltage on pin DRIVER = 2 V & 1 & 1.4 & - \\ \hline voltage on pin DRIVER = 2 V & 1 & 1.4 & - \\ \hline \end{array}$							tage management (pin V _{CC})	Supply voltag
Ingoperating supply current $V_{CC} = 8 V (V_{CC} < V_{startup})$ $ 1$ $-$ IcC(oper)operating supply current $V_{CC} = 8 V (V_{CC} < V_{startup})$ $ 1$ $-$ Synchronous rectification sense input (pin SRSENSE) $V_{act(drv)}$ driver activation voltage -340 -340 -210 $V_{reg(drv)}$ driver regulation voltage -65 -4 $V_{deact(drv)}$ driver deactivation voltage -65 -55 -4 $V_{deact(drv)}$ driver activation delay time -12 -12 -12 $t_{d(act)(drv)}$ driver activation delay time -12 -12 -12 $t_{d(act)(min)}$ minimum synchronous rectification active timeShort time 1.5 2 2.5 Driver (pin DRIVER) $V_{CC} = 15 V$; voltage on pin DRIVER = $2 V$ -0.3 -0.25 -0 l_{sink} sink current $V_{CC} = 15 V$; voltage on pin DRIVER = $2 V$ 1 1.4 $-$	5 V	8.85	8.6	8.35			start-up voltage	V _{startup}
under normal operation; no load on pin DRIVER1.41.4Synchronous rectification sense input (pin Vact(drv)SRSENSE) $V_{act(drv)}$ driver activation voltage-340-340-2 $V_{reg(drv)}$ driver regulation voltage-65-55-4 $V_{deact(drv)}$ driver deactivation voltage-12-12-12 $t_{d(act)(drv)}$ driver activation delay time-1.522.5t_act(sr)(min)minimum synchronous rectification active timeShort time1.522.52.5Driver (pin DRIVER)Source current $V_{CC} = 15$ V; voltage on pin DRIVER = 2 V-0.3-0.25-0 I_{sink} sink current $V_{CC} = 15$ V; voltage on pin DRIVER = 2 V11.4-	V		0.5		<u>[1]</u>		hysteresis voltage	V _{hys}
pin DRIVER Synchronous rectification sense input (pin SRSENSE) Vact(drv) driver activation voltage -340 -310 -2 Vreg(drv) driver activation voltage -65 -55 -4 Vdeact(drv) driver deactivation voltage -12 </td <td>mA</td> <td>-</td> <td>1</td> <td>-</td> <td></td> <td>$V_{CC} = 8 V (V_{CC} < V_{startup})$</td> <td>operating supply current</td> <td>I_{CC(oper)}</td>	mA	-	1	-		$V_{CC} = 8 V (V_{CC} < V_{startup})$	operating supply current	I _{CC(oper)}
Vact(drv)driver activation voltage-340-310-2 $V_{reg(drv)}$ driver regulation voltage-65-55-4 $V_{deact(drv)}$ driver deactivation voltage-12-12 $t_{d(act)(drv)}$ driver activation delay time-12-12 $t_{act(sr)(min)}$ minimum synchronous rectification active timeShort time1.522.5Driver (pin DRIVER)Isourcesource current $V_{CC} = 15 V$; voltage on pin DRIVER = 2 V-0.3-0.25-0 I_{sink} sink current $V_{CC} = 15 V$; voltage on pin DRIVER = 2 V11.4-	mA	-	1.4	-		•		
$\begin{array}{c c c c c c c } V_{reg(drv)} & driver regulation voltage & -65 & -55 & -4 \\ V_{deact(drv)} & driver deactivation \\ voltage & -12$						n SRSENSE)	us rectification sense input (pin	Synchronous
$\begin{split} & V_{\text{deact}(\text{drv})} & \text{driver deactivation} & -12 \\ & V_{\text{deact}(\text{drv})} & \text{driver activation delay} \\ & \text{time} & -12 \\ & 125 & -125 \\ & 125 & -$	0 mV	-280	-310	-340			driver activation voltage	V _{act(drv)}
$V_{deact(drv)}$ driver deactivation voltage -12 $t_{d(act)(drv)}$ driver activation delay time $ 125$ $ t_{act(sr)(min)}$ minimum synchronous rectification active timeShort time Long time 1.5 2 2.5 Driver (pin DRIVER) I_{source} source current $V_{CC} = 15 V$; voltage on pin DRIVER $= 2 V$ -0.3 -0.25 -0.25 I_{sink} sink current $V_{CC} = 15 V$; voltage on pin DRIVER $= 2 V$ 1 1.4 $-$	i mV	-45	-55	-65			driver regulation voltage	V _{reg(drv)}
time time time time time time time time	mV		-12					
$\begin{tabular}{ c c c c c c c } \hline rectification active time & Long time & 1.7 & 2.2 & 2.7 \\ \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	ns	-	125	-			-	t _{d(act)(drv)}
Driver (pin DRIVER)1.72.22.7 I_{source} source current $V_{CC} = 15 V$; voltage on pin DRIVER = 2 V -0.3 -0.25 -0.3 I_{sink} sink current $V_{CC} = 15 V$; voltage on pin DRIVER = 2 V 1 1.4 $-$	μs	2.5	2	1.5		Short time		$t_{act(sr)(min)}$
I_{source}source current $V_{CC} = 15 \text{ V}$; voltage on pin DRIVER = 2 V-0.3-0.25-0I_{sink}sink current $V_{CC} = 15 \text{ V}$; voltage on pin DRIVER = 2 V11.4-	μs	2.7	2.2	1.7		Long time	rectification active time	
$I_{sink} \qquad sink current \qquad V_{CC} = 15 V; \\ voltage on pin DRIVER = 2 V \qquad 1 \qquad 1.4 -$							DRIVER)	Driver (pin DF
voltage on pin DRIVER = 2 V 1 1.4 -	2 A	-0.2	-0.25	-0.3	2 V	V_{CC} = 15 V; voltage on pin DRIVER = 2	source current	I _{source}
						V _{CC} = 15 V;	sink current	l _{sink}
voltage on pin $DRIV/ER = 0.5V/2.2.2.2.7$	А	-	1.4	1		voltage on pin DRIVER = 2 V		
voltage on pin DRIVER = 9.5 V 2.2 2.7 -	А	-	2.7	2.2		voltage on pin DRIVER = 9.5 V		
$V_{o(max)}$ maximum output voltage $V_{CC} = 15 V$ - 10 12	V	12	10	-		V _{CC} = 15 V	maximum output voltage	V _{o(max)}

Table 5. Characteristics ...continued

 T_{amb} = 25 °C; V_{CC} = 20 V; all voltages are measured with respect to ground (pin 2); currents are positive when flowing into the IC; unless otherwise specified.

Parameter	Conditions	Min	Tvp	Max	Unit
			.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	max	Unit
maximum output current	V _{OPTO} > 5 V	4	5	12	mA
minimum output voltage	I _{OPTO} = 4 mA	-	-	3.5	V
in VSENSE)					
regulation voltage on pin VSENSE	See Figure 4	2.475	2.5	2.525	V
input current on pin VSENSE	V _{VSENSE} = V _{reg(VSENSE)}	-100	0	+100	nA
transconductance	V _{VSENSE} to I _{OPTO}	-	40	-	A/V
gain bandwidth product	$R_L = 1 k\Omega$	1			MHz
in ISENSE)					
regulation voltage on pin ISENSE		46	50	54	mV
regulation input current on pin ISENSE	V _{ISENSE} = V _{reg} (ISENSE)	-200	-100	0	nA
transconductance	VISENSE to IOPTO	-	15	-	A/V
gain bandwidth product	$R_L = 1 \ k\Omega$	1	-	-	MHz
tection					
maximum protection level temperature		140	150	-	°C
protection level hysteresis temperature		-	12	-	°C
	minimum output voltage in VSENSE) regulation voltage on pin VSENSE input current on pin VSENSE transconductance gain bandwidth product in ISENSE) regulation voltage on pin ISENSE regulation input current on pin ISENSE transconductance gain bandwidth product tection maximum protection level temperature protection level	OPTO)maximum output current $V_{OPTO} > 5 V$ minimum output voltage $I_{OPTO} = 4 \text{ mA}$ in VSENSE $I_{OPTO} = 4 \text{ mA}$ in VSENSESee Figure 4input current on pin VSENSE $V_{VSENSE} = V_{reg(VSENSE)}$ transconductance V_{VSENSE} to I_{OPTO} gain bandwidth product $R_L = 1 \text{ k}\Omega$ in ISENSE $V_{ISENSE} = V_{reg(ISENSE)}$ regulation voltage on pin ISENSE $V_{ISENSE} = V_{reg(ISENSE)}$ regulation input current on pin ISENSE $V_{ISENSE} = V_{reg(ISENSE)}$ transconductance $V_{ISENSE} = V_{reg(ISENSE)}$ transconductance $V_{ISENSE} = V_{reg(ISENSE)}$ regulation input current on pin ISENSE $V_{ISENSE} = V_{reg(ISENSE)}$ transconductance $V_{ISENSE} to I_{OPTO}$ gain bandwidth product $R_L = 1 \text{ k}\Omega$ transconductance $V_{ISENSE} to I_{OPTO}$ gain bandwidth product $R_L = 1 \text{ k}\Omega$ transconductance $V_{ISENSE} to I_{OPTO}$ gain bandwidth product $R_L = 1 \text{ k}\Omega$ tectionmaximum protection level temperatureprotection level $V_{ISENSE} = V_{ISENSE} to I_{OPTO}$	OPTO)maximum output current $V_{OPTO} > 5 V$ 4minimum output voltage $I_{OPTO} = 4 \text{ mA}$ -in VSENSE)regulation voltage on pinSee Figure 42.475regulation voltage on pinSee Figure 4-VSENSE $V_{VSENSE} = V_{reg(VSENSE)}$ -100vSENSE V_{VSENSE} to I_{OPTO} -gain bandwidth product $R_L = 1 k\Omega$ 1in ISENSEregulation voltage on pin ISENSE46regulation voltage on pin ISENSE $V_{ISENSE} = V_{reg(ISENSE)}$ -200regulation input current on pin ISENSE $V_{ISENSE} = V_{reg(ISENSE)}$ -200gain bandwidth product $R_L = 1 k\Omega$ 1transconductance $V_{ISENSE} to I_{OPTO}$ -gain bandwidth product $R_L = 1 k\Omega$ 1transconductance $V_{ISENSE} to I_{OPTO}$ -gain bandwidth product $R_L = 1 k\Omega$ 1transconductance $V_{ISENSE} to I_{OPTO}$ -gain bandwidth product $R_L = 1 k\Omega$ 1tection-140protection level-	OPTO)maximum output current $V_{OPTO} > 5 V$ 45minimum output voltage $I_{OPTO} = 4 \text{ mA}$ in VSENSEregulation voltage on pin VSENSESee Figure 42.4752.5input current on pin VSENSE $V_{VSENSE} = V_{reg(VSENSE)}$ -1000transconductance V_{VSENSE} to I_{OPTO} -40gain bandwidth product $R_L = 1 k\Omega$ 1-regulation voltage on pin ISENSEregulation voltage on pin ISENSE-200-100regulation voltage on pin ISENSEVISENSE = $V_{reg(ISENSE)}$ -200-100regulation input current on pin ISENSE $V_{ISENSE} = V_{reg(ISENSE)}$ -200-100fransconductance V_{ISENSE} to I_{OPTO} -15gain bandwidth product $R_L = 1 k\Omega$ 1-transconductance V_{ISENSE} to I_{OPTO} -15gain bandwidth product $R_L = 1 k\Omega$ 1-transconductance V_{ISENSE} to I_{OPTO} -15gain bandwidth product $R_L = 1 k\Omega$ 1-transconductance V_{ISENSE} 150-protection level-121	OPTO) 4 5 12 maximum output current $V_{OPTO} > 5 V$ 4 5 12 minimum output voltage $I_{OPTO} = 4 \text{ mA}$ - - 3.5 in VSENSE) regulation voltage on pin VSENSE See Figure 4 2.475 2.52 2.525 input current on pin VSENSE $V_{VSENSE} = V_{reg(VSENSE)}$ -100 0 +100 transconductance V_{VSENSE} to I_{OPTO} - 40 - gain bandwidth product $R_L = 1 \text{ k}\Omega$ 1 - - regulation voltage on pin ISENSE $V_{ISENSE} = V_{reg(ISENSE)}$ -200 -100 0 regulation input current on pin ISENSE $V_{ISENSE} = V_{reg(ISENSE)}$ -200 -100 0 transconductance $V_{ISENSE} to I_{OPTO}$ - 15 - gain bandwidth product $R_L = 1 \text{ k}\Omega$ 1 - - transconductance $V_{ISENSE} to I_{OPTO}$ 1 - - gain bandwidth product $R_L = 1 \text{ k}\Omega$ 1 - -


[1] The V_{CC} stop voltage is $V_{startup} - V_{hys}$.

11. Application information

A switched mode power supply with the TEA1761T consists of a primary side discontinuous conduction mode flyback controller, a transformer, and an output stage with a feedback circuit. In the output stage a MOSFET (Qsec) is used for low conduction losses. The MOSFET is controlled by the TEA1761T. The output voltage and/or current is also controlled by the TEA1761T via the opto coupler connection to the primary side. See Figure 5.

The output voltage is set by resistors Rfb1 and Rfb2. The output current is controlled by the resistor Risense. The timing for the synchronous rectifier switch is derived from the voltage sensed on the SRSENSE pin. The resistor in the SRSENSE connection is needed to protect the TEA1761T from excessive voltages. The SRSENSE resistor should typically be 1 k Ω . Higher values might impair correct timing, lower values may not provide sufficient protection.

GreenChip synchronous rectifier controller



12. Test information

12.1 Quality information

The General Quality Specification for Integrated Circuits, SNW-FQ-611 is applicable.

GreenChip synchronous rectifier controller

13. Package outline




Fig 6. Package outline SOT96-1 (SO8)

14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
TEA1761T_2	20070425	Product data sheet	-	TEA1761T_1		
Modifications:	 Updated limiting values for V_{SRSENSE} in Table 3. 					
	 Updated characteristic values for I_{source} and I_{sink} in <u>Table 5</u>. 					
	• Added footnote [1] to Table 5.					
	Soldering section removed.					
		t of this data sheet has been miconductors.	redesigned to comply wit	h the new identity guidelines		
	 Legal texts 	s have been adapted to the r	new company name wher	e appropriate.		
TEA1761T 1	20060331	Objective data sheet	-	-		

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

GreenChip - is a trademark of NXP B.V.

16. Contact information

For additional information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, send an email to: salesaddresses@nxp.com

GreenChip synchronous rectifier controller

17. Contents

1	General description 1
2	Features 1
2.1	Distinctive features 1
2.2	Green features 1
2.3	Protection features 1
3	Applications 1
4	Ordering information 2
5	Block diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description 3
7	Functional description 3
7.1	Start-up and undervoltage lock out 3
7.2	Synchronous rectification 3
7.3	SMPS output voltage and current regulation 4
7.4	Opto output 5
7.5	Supply management
7.6	OverTemperature Protection (OTP) 5
7.7	Driver
8	Limiting values
9	Thermal characteristics
10	Characteristics7
11	Application information 8
12	Test information 9
12.1	Quality information 9
13	Package outline 10
14	Revision history 11
15	Legal information 12
15.1	Data sheet status 12
15.2	Definitions 12
15.3	Disclaimers 12
15.4	Trademarks 12
16	Contact information 12
17	Contents 13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2007.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 25 April 2007 Document identifier: TEA1761T_2

