


Dual N-channel Enhancement-mode Power MOSFETs

PRODUCT SUMMARY

BV_{DSS}	60V
$R_{DS(ON)}$	50mΩ
I_D	5A

 Pb-free; RoHS-compliant SO-8



DESCRIPTION

The SSM9971GD achieves fast switching performance with low gate charge without a complex drive circuit. It is suitable for low voltage applications such as DC/DC converters and general load-switching circuits.

The SSM9971GD is supplied in an RoHS-compliant PDIP-8 package, which is widely used for medium power commercial and industrial applications, where through-hole insertion into the board is required.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Units
V_{DS}	Drain-source voltage	60	V
V_{GS}	Gate-source voltage	± 25	V
I_D	Continuous drain current ³ , $T_A = 25^\circ C$	5	A
	$T_A = 70^\circ C$	3.2	A
I_{DM}	Pulsed drain current ^{1,2}	20	A
P_D	Total power dissipation ³ , $T_A = 25^\circ C$	2	W
	Linear derating factor	0.016	W/°C
T_{STG}	Storage temperature range	-55 to 150	°C
T_J	Operating junction temperature range	-55 to 150	°C

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Units
$R_{\Theta JA}$	Maximum thermal resistance, junction-ambient ³	62.5	°C/W

Notes:

1. Pulse width must be limited to avoid exceeding the maximum junction temperature of 150°C.
2. Pulse width <300us, duty cycle <2%.
3. Mounted on a square inch of copper pad on FR4 board; 90°C/W when mounted on the minimum pad area required for soldering.

ELECTRICAL CHARACTERISTICS (at $T_j = 25^\circ\text{C}$, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-source breakdown voltage	$V_{\text{GS}}=0\text{V}$, $I_{\text{D}}=250\mu\text{A}$	60	-	-	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_j$	Breakdown voltage temperature coefficient	Reference to 25°C , $I_{\text{D}}=1\text{mA}$	-	0.06	-	$\text{V}/^\circ\text{C}$
$R_{\text{DS}(\text{ON})}$	Static drain-source on-resistance ²	$V_{\text{GS}}=10\text{V}$, $I_{\text{D}}=5\text{A}$	-	-	50	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}$, $I_{\text{D}}=2.5\text{A}$	-	-	60	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate threshold voltage	$V_{\text{DS}}=V_{\text{GS}}$, $I_{\text{D}}=250\mu\text{A}$	1	-	3	V
g_{fs}	Forward transconductance	$V_{\text{DS}}=10\text{V}$, $I_{\text{D}}=5\text{A}$	-	7	-	S
I_{DSS}	Drain-source leakage current	$V_{\text{DS}}=60\text{V}$, $V_{\text{GS}}=0\text{V}$	-	-	1	uA
		$V_{\text{DS}}=48\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_j = 70^\circ\text{C}$	-	-	25	uA
I_{GSS}	Gate-source leakage current	$V_{\text{GS}}=\pm 25\text{V}$	-	-	± 100	nA
Q_g	Total gate charge ²	$I_{\text{D}}=5\text{A}$	-	32.5	-	nC
Q_{gs}	Gate-source charge	$V_{\text{DS}}=48\text{V}$	-	4.9	-	nC
Q_{gd}	Gate-drain ("Miller") charge	$V_{\text{GS}}=10\text{V}$	-	8.8	-	nC
$t_{\text{d}(\text{on})}$	Turn-on delay time ²	$V_{\text{DS}}=30\text{V}$	-	9.6	-	ns
t_r	Rise time	$I_{\text{D}}=5\text{A}$	-	10	-	ns
$t_{\text{d}(\text{off})}$	Turn-off delay time	$R_G=3.3\Omega$, $V_{\text{GS}}=10\text{V}$	-	30	-	ns
t_f	Fall time	$R_D=6\Omega$	-	5.5	-	ns
C_{iss}	Input capacitance	$V_{\text{GS}}=0\text{V}$	-	1560	-	pF
C_{oss}	Output capacitance	$V_{\text{DS}}=25\text{V}$	-	156	-	pF
C_{rss}	Reverse transfer capacitance	f=1.0MHz	-	110	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward voltage ²	$I_{\text{S}}=1.6\text{A}$, $V_{\text{GS}}=0\text{V}$	-	-	1.2	V
t_{rr}	Reverse-recovery time	$I_{\text{S}}=5\text{A}$, $V_{\text{GS}}=0\text{V}$,	-	29.2	-	ns
Q_{rr}	Reverse-recovery charge	dI/dt=100A/ μs	-	48	-	nC

Notes:

- 1.Pulse width must be limited to avoid exceeding the maximum junction temperature of 150°C .
- 2.Pulse width <300us, duty cycle <2%.




Fig 1. Typical output characteristics




Fig 2. Typical output characteristics




Fig 3. On-resistance vs. gate voltage




Fig 4. Normalized on-resistance vs. junction temperature




Fig 5. Forward characteristic of the reverse diode




Fig 6. Gate threshold voltage vs. junction temperature




Fig 7. Gate charge characteristics




Fig 8. Typical capacitance characteristics




Fig 9. Maximum safe operating area




Fig 10. Effective transient thermal impedance




Fig 11. Switching time waveforms





Fig 12. Gate charge diagram

PHYSICAL DIMENSIONS




SYMBOL	MIN	MAX
A1	0.38	—
A2	2.90	5.00
b	0.35	0.56
C	0.20	0.36
D	9.00	10.20
E	7.62	8.26
E1	6.09	7.20
e	2.54 (TYP)	
E2	8.3	11.00
L	2.92	—

All dimensions in millimeters.

Dimensions do not include mold protrusions.

PART MARKING



Y = last digit of the year

WW = week

SSS = lot code sequence

PACKING:

Moisture sensitivity level MSL1

50 pcs in antistatic tube, 20 tubes (1000 pieces) per box.

Information furnished by Silicon Standard Corporation is believed to be accurate and reliable. However, Silicon Standard Corporation makes no guarantee or warranty, express or implied, as to the reliability, accuracy, timeliness or completeness of such information and assumes no responsibility for its use, or for infringement of any patent or other intellectual property rights of third parties that may result from its use. Silicon Standard reserves the right to make changes as it deems necessary to any products described herein for any reason, including without limitation enhancement in reliability, functionality or design. No license is granted, whether expressly or by implication, in relation to the use of any products described herein or to the use of any information provided herein, under any patent or other intellectual property rights of Silicon Standard Corporation or any third parties.