


COMPLEMENTARY N AND P-CHANNEL ENHANCEMENT-MODE POWER MOSFETS

Simple drive requirement



Lower gate charge


Fast switching performance

| | | |
|------|--------------|-------|
| N-Ch | BV_{DSS} | 30V |
| | $R_{DS(ON)}$ | 36mΩ |
| P-Ch | I_D | 6.0A |
| | BV_{DSS} | -30V |
| | $R_{DS(ON)}$ | 72mΩ |
| | I_D | -4.2A |

Description

Advanced Power MOSFETs from Silicon Standard provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SO-8 package is widely preferred for commercial and industrial surface mount applications and is well suited for low-voltage applications such as DC/DC converters.



Absolute Maximum Ratings

| Symbol | Parameter | Rating | | Units |
|------------------------|---------------------------------------|------------|-----------|-------|
| | | N-channel | P-channel | |
| V_{DS} | Drain-Source Voltage | 30 | -30 | V |
| V_{GS} | Gate-Source Voltage | ± 20 | ± 20 | V |
| $I_D @ T_A=25^\circ C$ | Continuous Drain Current ³ | 6 | -4.2 | A |
| $I_D @ T_A=70^\circ C$ | Continuous Drain Current ³ | 4.8 | -3.4 | A |
| I_{DM} | Pulsed Drain Current ¹ | 20 | -20 | A |
| $P_D @ T_A=25^\circ C$ | Total Power Dissipation | 2.0 | | W |
| | Linear Derating Factor | 0.016 | | W/°C |
| T_{STG} | Storage Temperature Range | -55 to 150 | | °C |
| T_J | Operating Junction Temperature Range | -55 to 150 | | °C |

Thermal Data

| Symbol | Parameter | Value | Unit |
|-------------|--|-------|-----------|
| R_{thj-a} | Thermal Resistance Junction-ambient ³ | Max. | 62.5 °C/W |

N-channel Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
|--|---|---|------|------|-----------|---------------------------|
| BV_{DSS} | Drain-Source Breakdown Voltage | $V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$ | 30 | - | - | V |
| $\Delta \text{BV}_{\text{DSS}}/\Delta T_j$ | Breakdown Voltage Temperature Coefficient | Reference to 25°C , $I_{\text{D}}=1\text{mA}$ | - | 0.02 | - | $\text{V}/^\circ\text{C}$ |
| $R_{\text{DS(ON)}}$ | Static Drain-Source On-Resistance ² | $V_{\text{GS}}=10\text{V}, I_{\text{D}}=6\text{A}$ | - | - | 36 | $\text{m}\Omega$ |
| | | $V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=4\text{A}$ | - | - | 60 | $\text{m}\Omega$ |
| $V_{\text{GS(th)}}$ | Gate Threshold Voltage | $V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$ | 1 | - | 3 | V |
| g_{fs} | Forward Transconductance | $V_{\text{DS}}=10\text{V}, I_{\text{D}}=6\text{A}$ | - | 8 | - | S |
| I_{DSS} | Drain-Source Leakage Current ($T_j=25^\circ\text{C}$) | $V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V}$ | - | - | 1 | uA |
| | Drain-Source Leakage Current ($T_j=70^\circ\text{C}$) | $V_{\text{DS}}=24\text{V}, V_{\text{GS}}=0\text{V}$ | - | - | 25 | uA |
| I_{GSS} | Gate-Source Leakage | $V_{\text{GS}}=\pm 20\text{V}$ | - | - | ± 100 | nA |
| Q_g | Total Gate Charge ² | $I_{\text{D}}=6\text{A}$ | - | 6 | 10 | nC |
| Q_{gs} | Gate-Source Charge | $V_{\text{DS}}=24\text{V}$ | - | 2 | - | nC |
| Q_{gd} | Gate-Drain ("Miller") Charge | $V_{\text{GS}}=4.5\text{V}$ | - | 3 | - | nC |
| $t_{\text{d(on)}}$ | Turn-on Delay Time ² | $V_{\text{DS}}=15\text{V}$ | - | 7 | - | ns |
| t_r | Rise Time | $I_{\text{D}}=1\text{A}$ | - | 6 | - | ns |
| $t_{\text{d(off)}}$ | Turn-off Delay Time | $R_G=3.3\Omega, V_{\text{GS}}=10\text{V}$ | - | 15 | - | ns |
| t_f | Fall Time | $R_D=15\Omega$ | - | 4 | - | ns |
| C_{iss} | Input Capacitance | $V_{\text{GS}}=0\text{V}$ | - | 430 | 690 | pF |
| C_{oss} | Output Capacitance | $V_{\text{DS}}=25\text{V}$ | - | 100 | - | pF |
| C_{rss} | Reverse Transfer Capacitance | f=1.0MHz | - | 70 | - | pF |

Source-Drain Diode

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
|-----------------|------------------------------------|---|------|------|------|-------|
| V_{SD} | Forward On Voltage ² | $I_{\text{S}}=6\text{A}, V_{\text{GS}}=0\text{V}$ | - | - | 1.2 | V |
| t_{rr} | Reverse Recovery Time ² | $I_{\text{S}}=6\text{A}, V_{\text{GS}}=0\text{V}$ | - | 19 | - | ns |
| Q_{rr} | Reverse Recovery Charge | $dI/dt=100\text{A}/\mu\text{s}$ | - | 11 | - | nC |

P-Channel Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise specified)







| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
|--|---|--|------|-------|-----------|---------------------------|
| BV_{DSS} | Drain-Source Breakdown Voltage | $V_{\text{GS}}=0\text{V}$, $I_{\text{D}}=-250\mu\text{A}$ | -30 | - | - | V |
| $\Delta \text{BV}_{\text{DSS}}/\Delta T_j$ | Breakdown Voltage Temperature Coefficient | Reference to 25°C , $I_{\text{D}}=-1\text{mA}$ | - | -0.02 | - | $\text{V}/^\circ\text{C}$ |
| $R_{\text{DS}(\text{ON})}$ | Static Drain-Source On-Resistance ² | $V_{\text{GS}}=-10\text{V}$, $I_{\text{D}}=-4\text{A}$ | - | - | 72 | $\text{m}\Omega$ |
| | | $V_{\text{GS}}=-4.5\text{V}$, $I_{\text{D}}=-2\text{A}$ | - | - | 120 | $\text{m}\Omega$ |
| $V_{\text{GS}(\text{th})}$ | Gate Threshold Voltage | $V_{\text{DS}}=V_{\text{GS}}$, $I_{\text{D}}=-250\mu\text{A}$ | -1 | - | -3 | V |
| g_{fs} | Forward Transconductance | $V_{\text{DS}}=-10\text{V}$, $I_{\text{D}}=-4\text{A}$ | - | 7.2 | - | S |
| I_{DSS} | Drain-Source Leakage Current ($T=25^\circ\text{C}$) | $V_{\text{DS}}=-30\text{V}$, $V_{\text{GS}}=0\text{V}$ | - | - | -1 | uA |
| | Drain-Source Leakage Current ($T=70^\circ\text{C}$) | $V_{\text{DS}}=-24\text{V}$, $V_{\text{GS}}=0\text{V}$ | - | - | -25 | uA |
| I_{GSS} | Gate-Source Leakage | $V_{\text{GS}}=\pm 20\text{V}$ | - | - | ± 100 | nA |
| Q_g | Total Gate Charge ² | $I_{\text{D}}=-4\text{A}$ | - | 6 | 10 | nC |
| Q_{gs} | Gate-Source Charge | $V_{\text{DS}}=-24\text{V}$ | - | 1 | - | nC |
| Q_{gd} | Gate-Drain ("Miller") Charge | $V_{\text{GS}}=-4.5\text{V}$ | - | 3 | - | nC |
| $t_{\text{d}(\text{on})}$ | Turn-on Delay Time ² | $V_{\text{DS}}=-15\text{V}$ | - | 8 | - | ns |
| t_r | Rise Time | $I_{\text{D}}=-1\text{A}$ | - | 7 | - | ns |
| $t_{\text{d}(\text{off})}$ | Turn-off Delay Time | $R_G=3.3\Omega$, $V_{\text{GS}}=-10\text{V}$ | - | 18 | - | ns |
| t_f | Fall Time | $R_D=15\Omega$ | - | 4 | - | ns |
| C_{iss} | Input Capacitance | $V_{\text{GS}}=0\text{V}$ | - | 400 | 640 | pF |
| C_{oss} | Output Capacitance | $V_{\text{DS}}=-25\text{V}$ | - | 90 | - | pF |
| C_{rss} | Reverse Transfer Capacitance | f=1.0MHz | - | 65 | - | pF |

Source-Drain Diode

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
|-----------------|------------------------------------|--|------|------|------|-------|
| V_{SD} | Forward On Voltage ² | $I_S=-4\text{A}$, $V_{\text{GS}}=0\text{V}$ | - | - | -1.2 | V |
| t_{rr} | Reverse Recovery Time ² | $I_S=-4\text{A}$, $V_{\text{GS}}=0\text{V}$ | - | 15 | - | ns |
| Q_{rr} | Reverse Recovery Charge | $dI/dt=-100\text{A}/\mu\text{s}$ | - | 20 | - | nC |

Notes:

1. Pulse width limited by Max. junction temperature.
2. Pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$.
3. Surface mounted on 1 in² copper pad of FR4 board ; 135°C/W when mounted on min. copper pad.

N-channel

Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics

Fig 3. On-Resistance vs. Gate Voltage

Fig 4. Normalized On-Resistance vs. Junction Temperature

Fig 5. Forward Characteristic of Reverse Diode

Fig 6. Gate Threshold Voltage vs. Junction Temperature


N-channel


Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform
















Fig 12. Gate Charge Waveform

P-channel

Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics

Fig 3. On-Resistance vs. Gate Voltage

Fig 4. Normalized On-Resistance vs. Junction Temperature

Fig 5. Forward Characteristic of Reverse Diode

Fig 6. Gate Threshold Voltage vs. Junction Temperature

P-channel

Fig 7. Gate Charge Characteristics

Fig 8. Typical Capacitance Characteristics

Fig 9. Maximum Safe Operating Area

Fig 10. Effective Transient Thermal Impedance

Fig 11. Switching Time Waveform

Fig 12. Gate Charge Waveform

Information furnished by Silicon Standard Corporation is believed to be accurate and reliable. However, Silicon Standard Corporation makes no guarantee or warranty, express or implied, as to the reliability, accuracy, timeliness or completeness of such information and assumes no responsibility for its use, or for infringement of any patent or other intellectual property rights of third parties that may result from its use. Silicon Standard reserves the right to make changes as it deems necessary to any products described herein for any reason, including without limitation enhancement in reliability, functionality or design. No license is granted, whether expressly or by implication, in relation to the use of any products described herein or to the use of any information provided herein, under any patent or other intellectual property rights of Silicon Standard Corporation or any third parties.