

## 2-Mbit (128K x 16) Static RAM

### Features

- **Very high speed: 45 ns**
- **Wide voltage range: 2.20V–3.60V**
- **Pin-compatible with CY62137CV30**
- **Ultra-low standby power**
  - **Typical standby current: 1  $\mu$ A**
  - **Maximum standby current: 7  $\mu$ A**
- **Ultra-low active power**
  - **Typical active current: 2 mA @ f = 1 MHz**
- **Easy memory expansion with  $\overline{\text{CE}}$ , and  $\overline{\text{OE}}$  features**
- **Automatic power-down when deselected**
- **CMOS for optimum speed/power**
- **Byte power-down feature**
- **Offered in Pb-free 48-ball VFBGA and 44-pin TSOPII package**


### Functional Description<sup>[1]</sup>

The CY62137EV30 is a high-performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 90% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected ( $\overline{\text{CE}}$  HIGH or both BLE and BHE are HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected ( $\overline{\text{CE}}$  HIGH), outputs are disabled ( $\overline{\text{OE}}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{\text{BHE}}$ , BLE HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW and WE LOW).

Writing to the device is accomplished by asserting Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

Reading from the device is accomplished by asserting Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.


The CY62137EV30 is available in 48-ball VFBGA and 44-pin TSOPII packages.




**Note:**

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on <http://www.cypress.com>.

**Pin Configurations<sup>[2, 3]</sup>**



**44 TSOP II (Top View)**



**Product Portfolio**

Product	V <sub>CC</sub> Range (V)			Speed (ns)	Power Dissipation					
					Operating I <sub>CC</sub> (mA)				Standby I <sub>SB2</sub> (μA)	
					f = 1MHz		f = f <sub>max</sub>			
Min.	Typ. <sup>[7]</sup>	Max.	Typ. <sup>[7]</sup>	Max.	Typ. <sup>[7]</sup>	Max.	Typ. <sup>[7]</sup>	Max.		
CY62137EV30-45LL	2.2V	3.0V	3.6V	45 ns	2	2.5	15	20	1	7

**Note:**

2. NC pins are not connected on the die.
3. Pins D3, H1, G2, and H6 in the BGA package are address expansion pins for 4 Mb, 8 Mb, 16 Mb, and 32 Mb, respectively.

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature ..... -65°C to + 150°C
- Ambient Temperature with Power Applied ..... -55°C to + 125°C
- Supply Voltage to Ground Potential ..... -0.3V to 3.9V ( $V_{CC(MAX)} + 0.3V$ )
- DC Voltage Applied to Outputs in High-Z State<sup>[4, 5]</sup> ..... -0.3V to 3.9V ( $V_{CC MAX} + 0.3V$ )

- DC Input Voltage<sup>[4, 5]</sup> ..... -0.3V to 3.9V ( $V_{CC MAX} + 0.3V$ )
- Output Current into Outputs (LOW) ..... 20 mA
- Static Discharge Voltage ..... > 2001V (per MIL-STD-883, Method 3015)
- Latch-up Current ..... > 200 mA

**Operating Range**

Device	Range	Ambient Temperature	V <sub>CC</sub> <sup>[6]</sup>
CY62137EV30-45LL	Industrial	-40°C to +85°C	2.2V to 3.6V

**Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions	45 ns			Unit	
			Min.	Typ. <sup>[7]</sup>	Max.		
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> = 2.20V	2.0		V	
		I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 2.70V	2.4		V	
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 2.20V		0.4	V	
		I <sub>OL</sub> = 2.1mA	V <sub>CC</sub> = 2.70V		0.4	V	
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 2.2V to 2.7V		1.8	V <sub>CC</sub> + 0.3	V	
		V <sub>CC</sub> = 2.7V to 3.6V		2.2	V <sub>CC</sub> + 0.3	V	
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = 2.2V to 2.7V		-0.3	0.6	V	
		V <sub>CC</sub> = 2.7V to 3.6V		-0.3	0.8	V	
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>		-1	+1	μA	
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled		-1	+1	μA	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	V <sub>CC</sub> = V <sub>CCmax</sub>		15	mA	
		f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels		2.0		
I <sub>SB1</sub>	Automatic CE Power-down Current — CMOS Inputs	CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2V, CE <sub>2</sub> ≤ 0.2V V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≤ 0.2V f = f <sub>MAX</sub> (Address and Data Only), f = 0 (OE and WE), V <sub>CC</sub> = 3.60V			1	7	μA
I <sub>SB2</sub>	Automatic CE Power-down Current — CMOS Inputs	CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2V or CE <sub>2</sub> ≤ 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V, f = 0, V <sub>CC</sub> = 3.60V			1	7	μA

**Notes:**

4. V<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns.
5. V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75V for pulse durations less than 20ns.
6. Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.


**Capacitance** (for all packages)<sup>[8]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ)</sub>	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

**Thermal Resistance**

Parameter	Description	Test Conditions	BGA	TSOP II	Unit
Θ <sub>JA</sub>	Thermal Resistance (Junction to Ambient) <sup>[8]</sup>	Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	75	77	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case) <sup>[8]</sup>		10	13	°C/W

**AC Test Loads and Waveforms**




Parameters	2.50V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

**Data Retention Characteristics** (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. <sup>[7]</sup>	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		1			V
I <sub>CCDR</sub>	Data Retention Current	V <sub>CC</sub> = 1V CE ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V		0.8	3	μA
t <sub>CDR</sub> <sup>[8]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

**Data Retention Waveform**<sup>[10]</sup>



**Notes:**

- 8. Tested initially and after any design or process changes that may affect these parameters.
- 9. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 100 μs or stable at V<sub>CC(min.)</sub> ≥ 100 μs.

**Switching Characteristics** Over the Operating Range <sup>[11]</sup>


Parameter	Description	45 ns		Unit
		Min.	Max.	
<b>Read Cycle</b>				
t <sub>RC</sub>	Read Cycle Time	45		ns
t <sub>AA</sub>	Address to Data Valid		45	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	$\overline{CE}$ LOW to Data Valid		45	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		22	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z <sup>[12]</sup>	5		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[12, 13]</sup>		18	ns
t <sub>LZCE</sub>	$\overline{CE}$ LOW to Low Z <sup>[12]</sup>	10		ns
t <sub>HZCE</sub>	$\overline{CE}$ HIGH to High Z <sup>[12, 13]</sup>		18	ns
t <sub>PU</sub>	$\overline{CE}$ LOW to Power-Up	0		ns
t <sub>PD</sub>	$\overline{CE}$ HIGH to Power-Down		45	ns
t <sub>DBE</sub>	$\overline{BLE}/\overline{BHE}$ LOW to Data Valid		45	ns
t <sub>LZBE</sub>	$\overline{BLE}/\overline{BHE}$ LOW to Low Z <sup>[12]</sup>	5		ns
t <sub>HZBE</sub>	$\overline{BLE}/\overline{BHE}$ HIGH to HIGH Z <sup>[12, 13]</sup>		18	ns
<b>Write Cycle<sup>[14]</sup></b>				
t <sub>WC</sub>	Write Cycle Time	45		ns
t <sub>SCE</sub>	$\overline{CE}$ LOW to Write End	35		ns
t <sub>AW</sub>	Address Set-Up to Write End	35		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	35		ns
t <sub>BW</sub>	$\overline{BLE}/\overline{BHE}$ LOW to Write End	35		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High-Z <sup>[12, 13]</sup>		18	ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low-Z <sup>[12]</sup>	10		ns

**Notes:**


10.  $\overline{BHE}.\overline{BLE}$  is the AND of both  $\overline{BHE}$  and  $\overline{BLE}$ . The chip can be deselected by either disabling the chip enable signals or by disabling both  $\overline{BHE}$  and  $\overline{BLE}$ .
11. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  as shown in the "AC Test Loads and Waveforms" section.
12. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
13. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.
14. The internal Write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.

## Switching Waveforms

### Read Cycle 1 (Address Transition Controlled)<sup>[15, 16]</sup>



### Read Cycle No. 2 ( $\overline{\text{OE}}$ Controlled)<sup>[16, 17]</sup>




**Notes:**


- 15. The device is continuously selected.  $\overline{\text{OE}}$ ,  $\overline{\text{CE}} = V_{\text{IL}}$ ,  $\overline{\text{BHE}}$  and/or  $\overline{\text{BLE}} = V_{\text{IL}}$ .
- 16.  $\overline{\text{WE}}$  is HIGH for read cycle.
- 17. Address valid prior to or coincident with  $\overline{\text{CE}}$  and  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  transition LOW.

Switching Waveforms (continued)

Write Cycle No. 1 ( $\overline{WE}$  Controlled)<sup>[14, 18, 19]</sup>



Write Cycle No. 2 ( $\overline{CE}$  Controlled)<sup>[14, 18, 19]</sup>




Notes:


- 18. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 19. If  $\overline{CE}$  goes HIGH simultaneously with  $WE = V_{IH}$ , the output remains in a high-impedance state.
- 20. During this period, the I/Os are in output state and input signals should not be applied.

Switching Waveforms (continued)

Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[19]</sup>



Write Cycle No. 4 ( $\overline{BHE}/\overline{BLE}$  Controlled,  $\overline{OE}$  LOW)<sup>[19]</sup>





**Truth Table**


$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	$\overline{BHE}$	$\overline{BLE}$	Inputs/Outputs	Mode	Power
H	X	X	X	X	High Z	Deselect/Power-down	Standby ( $I_{SB}$ )
X	X	X	H	H	High Z	Deselect/Power-down	Standby ( $I_{SB}$ )
L	H	L	L	L	Data Out ( $I/O_0$ – $I/O_{15}$ )	Read	Active ( $I_{CC}$ )
L	H	L	H	L	Data Out ( $I/O_0$ – $I/O_7$ ); $I/O_8$ – $I/O_{15}$ in High Z	Read	Active ( $I_{CC}$ )
L	H	L	L	H	Data Out ( $I/O_8$ – $I/O_{15}$ ); $I/O_0$ – $I/O_7$ in High Z	Read	Active ( $I_{CC}$ )
L	H	H	L	L	High Z	Output Disabled	Active ( $I_{CC}$ )
L	H	H	H	L	High Z	Output Disabled	Active ( $I_{CC}$ )
L	H	H	L	H	High Z	Output Disabled	Active ( $I_{CC}$ )
L	L	X	L	L	Data In ( $I/O_0$ – $I/O_{15}$ )	Write	Active ( $I_{CC}$ )
L	L	X	H	L	Data In ( $I/O_0$ – $I/O_7$ ); $I/O_8$ – $I/O_{15}$ in High Z	Write	Active ( $I_{CC}$ )
L	L	X	L	H	Data In ( $I/O_8$ – $I/O_{15}$ ); $I/O_0$ – $I/O_7$ in High Z	Write	Active ( $I_{CC}$ )

**Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62137EV30LL-45BVXI	51-85150	48-ball Very Fine Pitch BGA (6 mm x 8mm x 1 mm) (Pb-free)	Industrial
45	CY62137EV30LL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	

Package Diagrams


48-pin VFBGA (6 x 8 x 1 mm) (51-85150)




Package Diagrams (continued)

44-Pin TSOP II (51-85087)



DIMENSION IN MM (INCH)  
MAX  
MIN



TOP VIEW



BOTTOM VIEW



51-85087-A

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document may be the trademarks of their respective holders.

**Document History Page**

Document Title: CY62137EV30 MoBL <sup>®</sup> 2-Mbit (128K x 16) Static RAM				
Document Number: 38-05443				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	203720	See ECN	AJU	New Data Sheet
*A	234196	See ECN	AJU	<p>Changed I<sub>CC</sub> MAX at f=1MHz from 1.7 mA to 2.0 mA</p> <p>Changed I<sub>CC</sub> TYP from 12 mA (35 ns speed bin) and 10 mA (45 ns speed bin) to 15 mA and 12 mA respectively</p> <p>Changed I<sub>CC</sub> MAX from 20 mA (35 ns speed bin) and 15 mA (45 ns speed bin) to 25 mA and 20 mA respectively</p> <p>Changed I<sub>SB1</sub> and I<sub>SB2</sub> TYP from 0.6 μA to 0.7 μA</p> <p>Changed I<sub>SB1</sub> and I<sub>SB2</sub> MAX from 1.5 μA to 2.5 μA</p> <p>Changed I<sub>CCDR</sub> from 1 μA to 2 μA</p> <p>Fixed typos on TSOP II pinout: Pin 18-22: address lines Pin 23: NC</p> <p>Added Pb-free information</p>
*B	427817	See ECN	NXR	<p>Converted from Advanced Information to Final.</p> <p>Removed 35 ns Speed Bin</p> <p>Removed "L" version</p> <p>Changed ball E3 from DNU to NC.</p> <p>Removed the redundant footnote on DNU.</p> <p>Moved Product Portfolio from Page # 3 to Page #2.</p> <p>Changed I<sub>CC</sub> (Max) value from 2 mA to 2.5 mA and I<sub>CC</sub> (Typ) value from 1.5 mA to 2 mA at f=1 MHz</p> <p>Changed I<sub>CC</sub> (Typ) value from 12 mA to 15 mA at f = f<sub>max</sub>=1/t<sub>RC</sub></p> <p>Changed I<sub>SB1</sub> and I<sub>SB2</sub> Typ. values from 0.7 μA to 1 μA and Max. values from 2.5 μA to 7 μA.</p> <p>Changed V<sub>CC</sub> stabilization time in footnote #7 from 100 μs to 200 μs</p> <p>Changed the AC test load capacitance from 50pF to 30pF on Page# 4</p> <p>Changed V<sub>DR</sub> from 1.5V to 1V on Page# 4.</p> <p>Changed I<sub>CCDR</sub> from 2 μA to 3 μA.</p> <p>Added I<sub>CCDR</sub> typical value.</p> <p>Corrected t<sub>R</sub> in Data Retention Characteristics from 100 μs to t<sub>RC</sub> ns</p> <p>Changed t<sub>OHA</sub>, t<sub>LZCE</sub> and t<sub>LZWE</sub> from 6 ns to 10 ns</p> <p>Changed t<sub>LZBE</sub> from 6 ns to 5 ns</p> <p>Changed t<sub>LZOE</sub> from 3 ns to 5 ns</p> <p>Changed t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub> and t<sub>HZWE</sub> from 15 ns to 18 ns</p> <p>Changed t<sub>SCE</sub>, t<sub>AW</sub> and t<sub>BW</sub> from 40 ns to 35 ns</p> <p>Changed t<sub>PWE</sub> from 30 ns to 35 ns</p> <p>Changed t<sub>SD</sub> from 20 ns to 25 ns</p> <p>Updated the Ordering Information table and replaced the Package Name column with Package Diagram.</p>