

AT65-0263



Digital Attenuator
31.0 dB, 5-Bit, TTL Driver, DC-2.0 GHz

Rev. V9


Features

- Attenuation: 1.0 dB Steps to 31 dB
- Low DC Power Consumption
- Plastic SOW, Wide Body, SMT Package
- Integral TTL Driver
- 50 ohm Impedance
- Test Boards are Available
- Tape and Reel Packaging Available
- SOW-16 Package

Description

M/A-COM's AT65-0263 is a GaAs FET 5-bit digital attenuator with integral TTL driver. Step size is 1.0 dB providing 31 dB total attenuation range. This device is in a SOW-16 plastic surface mount package. The AT65-0263 is ideally suited for use where accuracy, fast speed, very low power consumption and low costs are required.

Schematic with Off-Chip Components



Ordering Information

Part Number	Package
AT65-0263	Bulk Packaging
AT65-0263TR	1000 piece reel
AT65-0263-TB	Sample Test Board

Note: Reference Application Note M513 for reel size information.

Pin Configuration

Pin No.	Function	Pin No.	Function
1	RF	9	C16
2	GND	10	Vcc
3	GND	11	Vee
4	GND	12	C8
5	GND	13	C4
6	GND	14	C2
7	GND	15	C1
8	RF	16	GND

Electrical Specifications: $T_A = 25^\circ\text{C}$

Parameter	Test Conditions	Frequency	Units	Min	Typ	Max
Insertion Loss	—	DC-2.0 GHz	dB	—	2.8	3.2
Attenuation Accuracy	Individual Bits 1-2-4-8-16 Any Combination of bits 3 - 29 dB Any Combination of bits 30 - 31 dB	DC-2.0 GHz DC-2.0 GHz DC-2.0 GHz	dB dB dB	— — —	— — —	$\pm(.5 +5\%$ of atten setting) $\pm(.5 +5\%$ of atten setting) $\pm(.7 +7\%$ of atten setting)
VSWR	Full Range	DC-2.0 GHz	Ratio	—	1.5:1	1.8:1
Switching Speed	50% Cntl to 90%/10% RF 10% to 90% or 90% to 10%	— —	nS nS	— —	75 20	150 50
1 dB Compression	— —	50 MHz 0.5-2.0 GHz	dBm dBm	— —	+21 +24	— —
Input IP_3	Two-tone inputs up to +5 dBm	50 MHz 0.5-2.0 GHz	dB dB	— —	+35 +48	— —
V_{CC}^1 V_{EE}^1	— —	— —	V V	4.75 -8.0	5.0 -5.0	5.25 -4.75
V_{IL} V_{IH}	LOW-level input voltage HIGH-level input voltage	— —	V V	0.0 2.0	— —	0.8 5.0
I_{in} (Input Leakage Current)	$V_{in} = V_{CC}$ or GND	—	μA	-1.0	—	1.0
I_{CC} (Quiescent Supply Current)	$V_{cntrl} = V_{CC}$ or GND	—	μA	—	250	400
ΔI_{CC}^2 (Additional Supply Current Per TTL Input Pin)	$V_{CC} = \text{Max}$, $V_{cntrl} = V_{CC} - 2.1 \text{ V}$	—	mA	—	—	1.0
I_{EE}	V_{EE} min to max, $V_{in} = V_{IL}$ or V_{IH}	—	mA	-1.0	-0.2	—
Thermal Resistance θ_{JA}	PCB mount on FR4 material, copper trace, still air at +25°C	—	$^\circ\text{C/W}$	—	90-130	—

- Decoupling capacitors (.1 μF) are required on power supply lines.
- For calculating ΔI_{CC} , the number of TTL input pins is 6.

Absolute Maximum Ratings^{3,4}

Parameter	Absolute Maximum
Max. Input Power 0.05 GHz 0.5 - 2.0 GHz	+27 dBm +34 dBm
V_{CC}	$-0.5\text{V} \leq V_{CC} \leq +7.0\text{V}$
V_{EE}	$-8.5\text{V} \leq V_{EE} \leq +0.5\text{V}$
$V_{CC} - V_{EE}$	$-0.5\text{V} \leq V_{CC} - V_{EE} \leq 14.5\text{V}$
V_{in}^5	$-0.5\text{V} \leq V_{in} \leq V_{CC} + 0.5\text{V}$
Operating Temperature	-40°C to +85°C
Storage Temperature	-65°C to +125°C

- Exceeding any one or combination of these limits may cause permanent damage to this device.
- M/A-COM does not recommend sustained operation near these survivability limits.
- Standard CMOS TTL interface, latch-up will occur if logic signal is applied prior to power supply.

Handling Procedures


Please observe the following precautions to avoid damage:

Static Sensitivity


Gallium Arsenide Integrated Circuits are sensitive to electrostatic discharge (ESD) and can be damaged by static electricity. Proper ESD control techniques should be used when handling these devices.

Typical Performance Curves

Insertion Loss @ R, H & C



2 dB Bit @ R, H & C




Truth Table (Digital Attenuator)


C16	C8	C4	C2	C1	Attenuation
0	0	0	0	0	Loss, Reference
0	0	0	0	1	1.0 dB
0	0	0	1	0	2.0 dB
0	0	1	0	0	4.0 dB
0	1	0	0	0	8.0 dB
1	0	0	0	0	16.0 dB
1	1	1	1	1	31.0 dB

0 = TTL Low; 1 = TTL High

1 dB Bit @ R, H & C




4 dB Bit @ R, H & C




Typical Performance Curves


8 dB Bit @ R, H & C




16 dB Bit @ R, H & C




Max Attenuation @ R, H & C




Maximum VSWR over Temp, Loss



Maximum VSWR over Temp, 1 dB Bit




Maximum VSWR over Temp, 2 dB Bit




Typical Performance Curves


Maximum VSWR over Temp, 4 dB Bit




Maximum VSWR over Temp, 8 dB Bit




Maximum VSWR over Temp, 16 dB Bit



Maximum VSWR over Temp, Max Attenuation



SOW-16[†]



[†] Reference Application Note M538 for lead-free solder reflow recommendations.