

## 300 µA, Auto-Zeroed Op Amps

### Features

- · High DC Precision:
  - V<sub>OS</sub> Drift: ±50 nV/°C (maximum)
  - V<sub>OS</sub>: ±2 μV (maximum)
  - A<sub>OL</sub>: 130 dB (minimum)
  - PSRR: 130 dB (minimum)
  - CMRR: 130 dB (minimum)
  - $E_{ni}$ : 2.5  $\mu V_{P-P}$  (typical), f = 0.1 Hz to 10 Hz
  - E<sub>ni</sub>: 0.79 μVp-p (typical), f = 0.01 Hz to 1 Hz
- Low Power and Supply Voltages:
  - I<sub>O</sub>: 300 µA/amplifier (typical)
  - Wide Supply Voltage Range: 1.8V to 5.5V
- · Easy to Use:
  - Rail-to-Rail Input/Output
  - Gain Bandwidth Product: 1.3 MHz (typical)
  - Unity Gain Stable
  - Available in Single and Dual
  - Single with Chip Select (CS): MCP6V03
- Extended Temperature Range: -40°C to +125°C

#### **Typical Applications**

- · Portable Instrumentation
- Sensor Conditioning
- · Temperature Measurement
- DC Offset Correction
- Medical Instrumentation

#### **Design Aids**

- · SPICE Macro Models
- FilterLab<sup>®</sup> Software
- Mindi™ Circuit Designer & Simulator
- Microchip Advanced Part Selector (MAPS)
- Analog Demonstration and Evaluation Boards
- · Application Notes

#### **Related Parts**


MCP6V06/7/8: Non-spread clock, lower noise

#### Description


The Microchip Technology Inc. MCP6V01/2/3 family of operational amplifiers has input offset voltage correction for very low offset and offset drift. These devices have a wide gain bandwidth product (1.3 MHz, typical) and strongly reject switching noise. They are unity gain stable, have no 1/f noise, and have good PSRR and CMRR. These products operate with a single supply voltage as low as 1.8V, while drawing 300  $\mu$ A/amplifier (typical) of quiescent current.

The Microchip Technology Inc. MCP6V01/2/3 op amps are offered in single (MCP6V01), single with Chip Select ( $\overline{CS}$ ) (MCP6V03), and dual (MCP6V02). They are designed in an advanced CMOS process.

#### Package Types (top view)



## **Typical Application Circuit**



## 1.0 ELECTRICAL CHARACTERISTICS

## 1.1 Absolute Maximum Ratings †

V <sub>DD</sub> – V <sub>SS</sub> 6.5V
Current at Input Pins±2 mA
Analog Inputs (V <sub>IN</sub> + and V <sub>IN</sub> -) $\uparrow \uparrow \dots V_{SS} - 1.0V$ to V <sub>DD</sub> +1.0V
All other Inputs and Outputs $V_{SS} - 0.3V$ to $V_{DD}$ +0.3V
Difference Input voltage $ V_{DD} - V_{SS} $
Output Short Circuit CurrentContinuous
Current at Output and Supply Pins±30 mA
Storage Temperature65°C to +150°C
Max. Junction Temperature+150°C
ESD protection on all pins (HBM, MM)≥ 4 kV, 300V

**†** Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**††** See Section 4.2.1 "Rail-to-Rail Inputs".

## 1.2 Specifications

### TABLE 1-1: DC ELECTRICAL SPECIFICATIONS

Parameters	Sym	Min	Тур	Max	Units	Conditions
Input Offset						·
Input Offset Voltage	V <sub>OS</sub>	-2.0	_	+2.0	μV	T <sub>A</sub> = +25°C (Note 1)
Input Offset Voltage Drift with Temperature (linear Temp. Co.)	TC <sub>1</sub>	-50		+50	nV/°C	T <sub>A</sub> = -40 to +125°C (Note 1)
Input Offset Voltage Quadratic Temp. Co.	TC <sub>2</sub>	—	±0.1	—	nV/°C <sup>2</sup>	T <sub>A</sub> = -40 to +125°C
Power Supply Rejection	PSRR	130	143	—	dB	(Note 1)
Input Bias Current and Impedance						
Input Bias Current	I <sub>B</sub>	—	±1	_	pА	
Input Bias Current across Temperature	۱ <sub>B</sub>	—	60	—	pА	T <sub>A</sub> = +85°C
	Ι <sub>Β</sub>	_	600	5000	pА	T <sub>A</sub> = +125°C
Input Offset Current	I <sub>OS</sub>	—	-30	_	pА	
Input Offset Current across Temperature	I <sub>OS</sub>	—	-50	—	pА	T <sub>A</sub> = +85°C
	I <sub>OS</sub>	-1000	-75	1000	pА	T <sub>A</sub> = +125°C
Common Mode Input Impedance	Z <sub>CM</sub>	—	10 <sup>13</sup>   6	_	Ω  pF	
Differential Input Impedance	Z <sub>DIFF</sub>	—	10 <sup>13</sup>   6	_	Ω  pF	
Common Mode						
Common-Mode Input Voltage Range	V <sub>CMR</sub>	$V_{SS} - 0.20$	_	V <sub>DD</sub> + 0.20	V	(Note 2)
Common-Mode Rejection	CMRR	130	142	_	dB	V <sub>DD</sub> = 1.8V, V <sub>CM</sub> = -0.2V to 2.0V ( <b>Note 1, Note 2</b> )
	CMRR	140	152	_	dB	V <sub>DD</sub> = 5.5V, V <sub>CM</sub> = -0.2V to 5.7V ( <b>Note 1, Note 2</b> )
Open-Loop Gain						
DC Open-Loop Gain (large signal)	A <sub>OL</sub>	130	145	—	dB	V <sub>DD</sub> = 1.8V, V <sub>OUT</sub> = 0.2V to 1.6V (Note 1)
	A <sub>OL</sub>	140	156	—	dB	V <sub>DD</sub> = 5.5V, V <sub>OUT</sub> = 0.2V to 5.3V <b>(Note 1)</b>

**Note 1:** Set by design and characterization. Due to thermal junction and other effects in the production environment, these parts can only be screened in production (except TC<sub>1</sub>; see **Appendix B: "Offset Related Test Screens"**).

2: Figure 2-18 shows how V<sub>CMR</sub> changed across temperature for the first three production lots.

#### TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)

<b>Electrical Characteristics:</b> Unless otherwise indicated, $T_A = +25^{\circ}$ C, $V_{DD} = +1.8$ V to +5.5V, $V_{SS} = $ GND, $V_{CM} = V_{DD}/3$ , $V_{OUT} = V_{DD}/2$ , $V_L = V_{DD}/2$ , $R_L = 20 \text{ k}\Omega$ to $V_L$ , and $\overline{CS} = $ GND (refer to Figure 1-5 and Figure 1-6).										
Parameters Sym Min Typ Max Units Conditions										
Output										
Maximum Output Voltage Swing	V <sub>OL</sub> , V <sub>OH</sub>	V <sub>SS</sub> + 15	_	V <sub>DD</sub> – 15	mV	G = +2, 0.5V input overdrive				
Output Short Circuit Current	I <sub>SC</sub>	_	±7	—	mA	V <sub>DD</sub> = 1.8V				
	I <sub>SC</sub>	_	±22	—	mA	V <sub>DD</sub> = 5.5V				
Power Supply										
Supply Voltage	V <sub>DD</sub>	1.8	_	5.5	V					
Quiescent Current per amplifier	Ι <sub>Q</sub>	200	300	400	μA	I <sub>O</sub> = 0				
POR Trip Voltage	V <sub>POR</sub>	1.15	_	1.65	V					

**Note 1:** Set by design and characterization. Due to thermal junction and other effects in the production environment, these parts can only be screened in production (except TC<sub>1</sub>; see **Appendix B: "Offset Related Test Screens"**).

2: Figure 2-18 shows how V<sub>CMR</sub> changed across temperature for the first three production lots.

#### TABLE 1-2: AC ELECTRICAL SPECIFICATIONS

Parameters	Sym	Min	Тур	Мах	Units	Conditions	
Amplifier AC Response							
Gain Bandwidth Product	GBWP	—	1.3	_	MHz		
Slew Rate	SR	_	0.5	_	V/µs		
Phase Margin	PM	_	65	_	0	G = +1	
Amplifier Noise Response							
Input Noise Voltage	E <sub>ni</sub>	—	0.79		μV <sub>P-P</sub>	f = 0.01 Hz to 1 Hz	
	E <sub>ni</sub>	—	2.5	Ι	μV <sub>P-P</sub>	f = 0.1 Hz to 10 Hz	
Input Noise Voltage Density	e <sub>ni</sub>	_	120	_	nV/√Hz	f < 2.5 kHz	
	e <sub>ni</sub>	—	45	Ι	nV/√Hz	f = 100 kHz	
Input Noise Current Density	i <sub>ni</sub>	—	0.6	Ι	fA/√Hz		
Amplifier Distortion (Note 1)							
Intermodulation Distortion (AC)	IMD	—	<1		μV <sub>PK</sub>	$V_{CM}$ tone = 50 m $V_{PK}$ at 1 kHz, $G_N$ = 1, $V_{DD}$ = 1.8V	
	IMD	—	<1	Ι	μV <sub>PK</sub>	$V_{CM}$ tone = 50 mV <sub>PK</sub> at 1 kHz, G <sub>N</sub> = 1, V <sub>DD</sub> = 5.5V	
Amplifier Step Response							
Start Up Time	t <sub>STR</sub>	—	500		μs	$V_{OS}$ within 50 $\mu V$ of its final value	
Offset Correction Settling Time	t <sub>STL</sub>	_	300	_	μs	G = +1, V <sub>IN</sub> step of 2V, V <sub>OS</sub> within 50 μV of its final value	
Output Overdrive Recovery Time	t <sub>ODR</sub>	—	100	—	μs	G = -100, $\pm 0.5V$ input overdrive to V <sub>DD</sub> /2, V <sub>IN</sub> 50% point to V <sub>OUT</sub> 90% point ( <b>Note 2</b> )	

**Note 1:** These parameters were characterized using the circuit in Figure 1-7. Figure 2-37 and Figure 2-38 show both an IMD tone at DC and a residual tone at1 kHz; all other IMD and clock tones are spread by the randomization circuitry.

2: t<sub>ODR</sub> includes some uncertainty due to clock edge timing.

TABLE 1-3: DIGITAL ELECTRICAL SPECIFICATION	ONS
---	-----

Electrical Characteristics: Unless otherwise indicated, $T_A = \pm 25^{\circ}$ C, $V_{DD} = \pm 1.8$ V to $\pm 5.5$ V, $V_{SS} = GND$ , $V_{CM} = V_{DD}/3$ , $V_{OUT} = V_{DD}/2$ , $V_L = V_{DD}/2$ , $R_L = 20 \text{ k}\Omega$ to $V_L$ , $C_L = 60 \text{ pF}$ , and $\overline{CS} = GND$ (refer to Figure 1-5 and Figure 1-6).									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
CS Pull-Down Resistor (MCP6V03	3)								
CS Pull-Down Resistor	R <sub>PD</sub>	3	5	_	MΩ				
CS Low Specifications (MCP6V03	)								
CS Logic Threshold, Low	V <sub>IL</sub>	V <sub>SS</sub>	_	$0.3V_{\text{DD}}$	V				
CS Input Current, Low	I <sub>CSL</sub>	_	5	_	pА	$\overline{CS} = V_{SS}$			
CS High Specifications (MCP6V03	3)								
CS Logic Threshold, High	V <sub>IH</sub>	$0.7 V_{\text{DD}}$	_	$V_{DD}$	V				
CS Input Current, High	I <sub>CSH</sub>	—	$V_{DD}/R_{PD}$	_	pА	$\overline{\text{CS}} = \text{V}_{\text{DD}}$			
CS Input High, GND Current per	I <sub>SS</sub>	_	-0.7	_	μA	$\overline{\text{CS}}$ = V <sub>DD</sub> , V <sub>DD</sub> = 1.8V			
amplifier	I <sub>SS</sub>	—	-2.3	—	μA	$\overline{\text{CS}} = \text{V}_{\text{DD}}, \text{V}_{\text{DD}} = 5.5\text{V}$			
Amplifier Output Leakage, CS High	I <sub>O_LEAK</sub>	—	20	—	pА	$\overline{CS} = V_{DD}$			
CS Dynamic Specifications (MCP	6V03)			•					
CS Low to Amplifier Output On Turn-on Time	t <sub>ON</sub>	—	11	100	μs	$\overline{\overline{\text{CS}}} \text{ Low = V}_{\text{SS}} + 0.3 \text{ V, G = +1 V/V,}$ $V_{\text{OUT}} = 0.9 \text{ V}_{\text{DD}}/2$			
CS High to Amplifier Output High-Z	t <sub>OFF</sub>	—	10	-	μs	$\overline{\overline{\text{CS}}} \text{ High = V}_{\text{DD}} - 0.3 \text{ V}, \text{ G = +1 V/V}, \\ \text{V}_{\text{OUT}} = 0.1 \text{ V}_{\text{DD}}/2$			
Internal Hysteresis	V <sub>HYST</sub>	—	0.25	—	V				

#### 

TABLE 1-4: TEMPERATURE SPECIFICATIONS										
Electrical Characteristics: Unless other	rwise indicate	ed, all limi	ts are spe	cified for:	V <sub>DD</sub> = +1	.8V to +5.5V, V <sub>SS</sub> = GND.				
Parameters Sym Min Typ Max Units Conditions										
Temperature Ranges										
Specified Temperature Range	T <sub>A</sub>	-40	—	+125	°C					
Operating Temperature Range	T <sub>A</sub>	-40	—	+125	°C	(Note 1)				
Storage Temperature Range	T <sub>A</sub>	-65	—	+150	°C					
Thermal Package Resistances						•				
Thermal Resistance, 8L-2x3 TDFN	$\theta_{JA}$	—	41	—	°C/W					
Thermal Resistance, 8L-4x4 DFN	$\theta_{JA}$	_	44	_	°C/W	(Note 2)				

150

°C/W

Operation must not cause  $T_J$  to exceed Maximum Junction Temperature specification (150°C). Note 1:

 $\theta_{\mathsf{JA}}$ 

2: Measured on a standard JC51-7, four layer printed circuit board with ground plane and vias.

\_

Thermal Resistance, 8L-SOIC

## 1.3 Timing Diagrams




FIGURE 1-1: Amplifier Start Up.




FIGURE 1-2: Time.





FIGURE 1-3:


Output Overdrive Recovery.

Offset Correction Settling




## 1.4 Test Circuits

The circuits used for the DC and AC tests are shown in Figure 1-5 and Figure 1-6. Lay the bypass capacitors out as discussed in **Section 4.3.8 "Supply Bypassing and Filtering**".  $R_N$  is equal to the parallel combination of  $R_F$  and  $R_G$  to minimize bias current effects.



**FIGURE 1-5:** AC and DC Test Circuit for Most Non-Inverting Gain Conditions.



**FIGURE 1-6:** AC and DC Test Circuit for Most Inverting Gain Conditions.

The circuit in Figure 1-7 tests the op amp input's dynamic behavior (i.e., IMD,  $t_{STR}$ ,  $t_{STL}$  and  $t_{ODR}$ ). The potentiometer balances the resistor network (V<sub>OUT</sub> should equal V<sub>REF</sub> at DC). The op amp's common mode input voltage is V<sub>CM</sub> = V<sub>IN</sub>/2. The error at the input (V<sub>ERR</sub>) appears at V<sub>OUT</sub> with a noise gain of 10 V/V.




FIGURE 1-7: Test Circuit for Dynamic Input Behavior.

## 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +1.8V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 20 \text{ k}\Omega$  to  $V_L$ ,  $C_L = 60 \text{ pF}$ , and  $\overline{CS} = GND$ .

## 2.1 DC Input Precision




FIGURE 2-1:

Input Offset Voltage.








FIGURE 2-2:










**FIGURE 2-4:** Input Offset Voltage vs. Power Supply Voltage with  $V_{CM} = V_{CMR \ L}$ .



**FIGURE 2-5:** Input Offset Voltage vs. Power Supply Voltage with  $V_{CM} = V_{CMR_{-}H}$ .




FIGURE 2-6: Output Voltage.

Input Offset Voltage vs.

Note: Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +1.8V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L$  =  $V_{DD}/2,\,R_L$  = 20 k $\Omega$  to  $V_L,\,C_L$  = 60 pF, and  $\overline{CS}$  = GND.




FIGURE 2-7: Input Offset Voltage vs. Common Mode Voltage with  $V_{DD} = 1.8V$ .




FIGURE 2-8: Input Offset Voltage vs. Common Mode Voltage with  $V_{DD} = 5.5V$ .








FIGURE 2-9:











**FIGURE 2-12:** CMRR and PSRR vs. Ambient Temperature.


**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +1.8V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 20 \text{ k}\Omega$  to  $V_L$ ,  $C_L = 60 \text{ pF}$ , and  $\overline{CS} = GND$ .




*FIGURE 2-13:* DC Open-Loop Gain vs. Ambient Temperature.




**FIGURE 2-14:** Input Bias and Offset Currents vs. Common Mode Input Voltage with  $T_A = +85$ °C.



**FIGURE 2-15:** Input Bias and Offset Currents vs. Common Mode Input Voltage with  $T_A = +125$  °C.




**FIGURE 2-16:** Input Bias and Offset Currents vs. Ambient Temperature with  $V_{DD} = +5.5V.$ 



**FIGURE 2-17:** Input Bias Current vs. Input Voltage (below  $V_{SS}$ ).

Note: Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +1.8V to 5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 20 \text{ k}\Omega$  to  $V_L$ ,  $C_L = 60 \text{ pF}$ , and  $\overline{CS} = \text{GND}$ .

#### 2.2 **Other DC Voltages and Currents**



**FIGURE 2-18:** Input Common Mode Voltage Headroom (Range) vs. Ambient Temperature.





FIGURE 2-19: Output Voltage Headroom vs. Output Current.



**FIGURE 2-20:** Output Voltage Headroom vs. Ambient Temperature.




FIGURE 2-21: **Output Short Circuit Current** vs. Power Supply Voltage.






FIGURE 2-22: Supply Current vs. Power Supply Voltage.



Voltage.

Power On Reset Trip


**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +1.8V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 20 \text{ k}\Omega$  to  $V_L$ ,  $C_L = 60 \text{ pF}$ , and  $\overline{CS} = GND$ .





*FIGURE 2-24:* Power On Reset Voltage vs. Ambient Temperature.

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +1.8V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 20 \text{ k}\Omega$  to  $V_L$ ,  $C_L = 60 \text{ pF}$ , and  $\overline{CS} = GND$ .


## 2.3 Frequency Response









**FIGURE 2-26:** Open-Loop Gain vs. Frequency with  $V_{DD} = 1.8V$ .



**FIGURE 2-27:** Open-Loop Gain vs. Frequency with  $V_{DD} = 5.5V$ .



*FIGURE 2-28:* Gain Bandwidth Product and Phase Margin vs. Ambient Temperature.



*FIGURE 2-29:* Gain Bandwidth Product and Phase Margin vs. Common Mode Input Voltage.




FIGURE 2-30: Gain Bandwidth Product and Phase Margin vs. Output Voltage.

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +1.8V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 20 \text{ k}\Omega$  to  $V_L$ ,  $C_L = 60 \text{ pF}$ , and  $\overline{CS} = GND$ .





FIGURE 2-31:Closed-Loop OutputImpedance vs. Frequency with  $V_{DD} = 1.8V.$ 



**FIGURE 2-32:** Closed-Loop Output Impedance vs. Frequency with  $V_{DD} = 5.5V$ .




FIGURE 2-33: Channel-to-Channel Separation vs. Frequency.




FIGURE 2-34: Maximum Output Voltage Swing vs. Frequency.

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +1.8V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 20 \text{ k}\Omega$  to  $V_L$ ,  $C_L = 60 \text{ pF}$ , and  $\overline{CS} = GND$ .

## 2.4 Input Noise and Distortion




FIGURE 2-35: vs. Frequency.

Input Noise Voltage Density







FIGURE 2-36: Input Noise Voltage Density vs. Input Common Mode Voltage.




**FIGURE 2-37:** Inter-Modulation Distortion vs. Frequency with  $V_{CM}$  Disturbance (see Figure 1-7).



**FIGURE 2-38:** Inter-Modulation Distortion vs. Frequency with V<sub>DD</sub> Disturbance (see Figure 1-7).




**FIGURE 2-39:** Input Noise vs. Time with 1 Hz and 10 Hz Filters and  $V_{DD} = 1.8V$ .




**FIGURE 2-40:** Input Noise vs. Time with 1 Hz and 10 Hz Filters and  $V_{DD}$  =5.5V.

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +1.8V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 20 \text{ k}\Omega$  to  $V_L$ ,  $C_L = 60 \text{ pF}$ , and  $\overline{CS} = GND$ .


## 2.5 Time Response



**FIGURE 2-41:** Input Offset Voltage vs. Time with Temperature Change.



**FIGURE 2-42:** Input Offset Voltage vs. Time at Power Up.



**FIGURE 2-43:** The MCP6V01/2/3 family shows no input phase reversal with overdrive.




FIGURE 2-44:Non-inverting Small SignalStep Response.




FIGURE 2-45: Non-inverting Large Signal Step Response.




FIGURE 2-46: Inve Response.

Inverting Small Signal Step

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +1.8V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 20 \text{ k}\Omega$  to  $V_L$ ,  $C_L = 60 \text{ pF}$ , and  $\overline{CS} = GND$ .




FIGURE 2-47: Inverting Large Signal Step Response.





FIGURE 2-48: Slew Rate vs. Ambient Temperature.



**FIGURE 2-49:** Output Overdrive Recovery vs. Time with G = -100 V/V.




FIGURE 2-50: Output Overdrive Recovery Time vs. Inverting Gain.

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +1.8V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 20 \text{ k}\Omega$  to  $V_L$ ,  $C_L = 60 \text{ pF}$ , and  $\overline{CS} = GND$ .

## 2.6 Chip Select Response (MCP6V03 only)






FIGURE 2-51: Chip Select Current vs. Power Supply Voltage.



**FIGURE 2-52:** Power Supply Current vs. Chip Select Voltage with  $V_{DD} = 1.8V$ .



**FIGURE 2-53:** Power Supply Current vs. Chip Select Voltage with  $V_{DD} = 5.5V$ .






FIGURE 2-54: Chip Select Current vs. Chip Select Voltage.



**FIGURE 2-55:** Chip Select Voltage, Output Voltage vs. Time with  $V_{DD} = 1.8V$ .



**FIGURE 2-56:** Chip Select Voltage, Output Voltage vs. Time with  $V_{DD} = 5.5V$ .

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +1.8V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 20 \text{ k}\Omega$  to  $V_L$ ,  $C_L = 60 \text{ pF}$ , and  $\overline{CS} = GND$ .




FIGURE 2-57: Chip Select Relative Logic Thresholds vs. Ambient Temperature.




FIGURE 2-58: Chip

Chip Select Hysteresis.





FIGURE 2-59: Chip Select Turn On Time vs. Ambient Temperature.



**FIGURE 2-60:** Chip Select's Pull-down Resistor (R<sub>PD</sub>) vs. Ambient Temperature.




FIGURE 2-61: Quiescent Current in Shutdown vs. Power Supply Voltage.

## 3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

MCP	6V01	МСР	6V02	МСР	6V03	Symbol	Description	
TDFN	SOIC	DFN	SOIC	TDFN	SOIC	Symbol	Description	
6	6	1	1	6	6	V <sub>OUT</sub> , V <sub>OUTA</sub>	Output (op amp A)	
2	2	2	2	2	2	V <sub>IN</sub> –, V <sub>INA</sub> –	Inverting Input (op amp A)	
3	3	3	3	3	3	V <sub>IN</sub> +, V <sub>INA</sub> +	Non-inverting Input (op amp A)	
4	4	4	4	4	4	V <sub>SS</sub>	Negative Power Supply	
_	—	5	5	_	_	V <sub>INB</sub> +	Non-inverting Input (op amp B)	
_	—	6	6	_	_	V <sub>INB</sub> –	Inverting Input (op amp B)	
_	—	7	7	_	_	V <sub>OUTB</sub>	Output (op amp B)	
7	7	8	8	7	7	V <sub>DD</sub>	Positive Power Supply	
—	_	-		_	8	CS	Chip Select (op amp A)	
1, 5, 8	1, 5, 8		_	1, 5, 8	1, 5	NC	No Internal Connection	
9	—	9	—	9	—	EP	Exposed Thermal Pad (EP); must be connected to V <sub>SS</sub>	

### TABLE 3-1: PIN FUNCTION TABLE

## 3.1 Analog Outputs

The analog output pins (V<sub>OUT</sub>) are low-impedance voltage sources.

## 3.2 Analog Inputs

The non-inverting and inverting inputs (V<sub>IN</sub>+, V<sub>IN</sub>-, ...) are high-impedance CMOS inputs with low bias currents.

## 3.3 Power Supply Pins

The positive power supply (V<sub>DD</sub>) is 1.8V to 5.5V higher than the negative power supply (V<sub>SS</sub>). For normal operation, the other pins are between V<sub>SS</sub> and V<sub>DD</sub>.

Typically, these parts are used in a single (positive) supply configuration. In this case,  $V_{SS}$  is connected to ground and  $V_{DD}$  is connected to the supply.  $V_{DD}$  will need bypass capacitors.

## 3.4 Chip Select (CS) Digital Input

This pin  $(\overline{CS})$  is a CMOS, Schmitt-triggered input that places the MCP6V03 op amps into a low power mode of operation.

## 3.5 Exposed Thermal Pad (EP)

There is an internal connection between the Exposed Thermal Pad (EP) and the  $V_{SS}$  pin; they must be connected to the same potential on the Printed Circuit Board (PCB).

This pad can be connected to a PCB ground plane to provide a larger heat sink. This improves the package thermal resistance ( $\theta_{JA}$ ).

NOTES:

## 4.0 APPLICATIONS

The MCP6V01/2/3 family of auto-zeroed op amps is manufactured using Microchip's state of the art CMOS process. It is designed for low cost, low power and high precision applications. Its low supply voltage, low quiescent current and wide bandwidth makes the MCP6V01/2/3 ideal for battery-powered applications.

### 4.1 Overview of Auto-zeroing Operation

Figure 4-1 shows a simplified diagram of the MCP6V01/2/3 auto-zeroed op amps. This will be used to explain how the DC voltage errors are reduced in this architecture.




FIGURE 4-1: Simplified Auto-zeroed Op Amp Functional Diagram.

## 4.1.1 BUILDING BLOCKS

The Null Amp. and Main Amp. are designed for high gain and accuracy using a differential topology. They have an auxiliary input (bottom left) used for correcting the offset voltages. Both inputs are added together internally. The capacitors at the auxiliary inputs ( $C_{FW}$  and  $C_{H}$ ) hold the corrected values during normal operation.

The Output Buffer is designed to drive external loads at the  $V_{OUT}$  pin. It also produces a single ended output voltage ( $V_{REF}$  is an internal reference voltage).

All of these switches are make-before-break in order to minimize glitch-induced errors. They are driven by two clock phases ( $\phi_1$  and  $\phi_2$ ) that select between normal mode and auto-zeroing mode.

The clock is derived from an internal R-C oscillator running at a rate of  $f_{OSC1}$  = 300 kHz. The oscillator's output is divided down to the desired rate. It is also randomized to minimize (spread) undesired clock tones in the output.

The internal POR ensures the part starts up in a known good state. It also provides protection against power supply brown out events.


The Chip Select input places the op amp in a low power state when it is high. When it goes low, it powers the op amp at its normal level and starts operation properly.

The Digital Control circuitry takes care of all of the housekeeping details of the switching operation. It also takes care of Chip Select and POR events.

#### 4.1.2 AUTO-ZEROING ACTION

Figure 4-2 shows the connections between amplifiers during the Normal Mode of operation ( $\phi_1$ ). The hold capacitor ( $C_H$ ) corrects the Null Amplifier's input offset. Since the Null Amplifier has very high gain, it dominates the signal seen by the Main Amplifier. This greatly reduces the impact of the Main Amplifier's input

offset voltage on overall performance. Essentially, the Null Amplifier and Main Amplifier behave as a regular op amp with very high gain ( $A_{OL}$ ) and very low offset voltage ( $V_{OS}$ ).







Figure 4-3 shows the connections between amplifiers during the Auto-zeroing Mode of operation ( $\phi_2$ ). The signal goes directly through the Main Amplifier, and the flywheel capacitor (C<sub>FW</sub>) maintains a constant correction on the Main Amplifier's offset.

The Null Amplifier uses its own high open loop gain to drive the voltage across  $C_{\rm H}$  to the point where its input offset voltage is almost zero. Because the principal input is connected to  $V_{\rm IN}+$ , the auto-zeroing action corrects the offset at the current common mode input voltage ( $V_{CM}$ ) and supply voltage ( $V_{DD}$ ). This makes the DC CMRR and PSRR very high also.

Since these corrections happen every 100  $\mu s,$  or so, we also minimize slow errors, including offset drift with temperature ( $\Delta V_{OS}/\Delta T_A),~1/f$  noise, and input offset aging.



**FIGURE 4-3:** Auto-zeroing Mode of Operation ( $\phi_2$ ); Equivalent Diagram.

## 4.1.3 INTERMODULATION DISTORTION (IMD)

The MCP6V01/2/3 op amps will show intermodulation distortion (IMD), products when an AC signal is present.

The signal and clock can be decomposed into sine wave tones (Fourier series components). These tones interact with the auto-zeroing circuitry's non-linear

response to produce IMD tones at sum and difference frequencies. IMD distortion tones are generated about all of the square wave clock's harmonics.

Clock randomization spreads the IMD tones across the frequency spectrum, but cannot eliminate them. The spread energy is low and is not correlated with the signal of interest, so it is not of concern for most precision applications. See Figure 2-37 and Figure 2-38.

## 4.2 Other Functional Blocks

#### 4.2.1 RAIL-TO-RAIL INPUTS

The input stage of the MCP6V01/2/3 op amps uses two differential CMOS input stages in parallel. One operates at low common mode input voltage (V<sub>CM</sub>, which is approximately equal to V<sub>IN</sub>+ and V<sub>IN</sub>- in normal operation) and the other at high V<sub>CM</sub>. With this topology, the input operates with V<sub>CM</sub> up to 0.2V past either supply rail at +25°C (see Figure 2-18). The input offset voltage (V<sub>OS</sub>) is measured at V<sub>CM</sub> = V<sub>SS</sub> - 0.2V and V<sub>DD</sub> + 0.2V to ensure proper operation.


The transition between the input stages occurs when  $V_{CM} \approx V_{DD} - 0.9V$  (see Figure 2-7 and Figure 2-8). For the best distortion and gain linearity, with non-inverting gains, avoid this region of operation.

#### 4.2.1.1 Phase Reversal

The input devices are designed to not exhibit phase inversion when the input pins exceed the supply voltages. Figure 2-43 shows an input voltage exceeding both supplies with no phase inversion.

#### 4.2.1.2 Input Voltage and Current Limits

The ESD protection on the inputs can be depicted as shown in Figure 4-4. This structure was chosen to protect the input transistors, and to minimize input bias current (I<sub>B</sub>). The input ESD diodes clamp the inputs when they try to go more than one diode drop below  $V_{SS}$ . They also clamp any voltages that go too far above  $V_{DD}$ ; their breakdown voltage is high enough to allow normal operation, and low enough to bypass quick ESD events within the specified limits.



## FIGURE 4-4: Simplified Analog Input ESD Structures.

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the currents (and voltages) at the input pins (see **Section 1.1** "**Absolute Maximum Ratings †**"). Figure 4-5 shows the recommended approach to protecting these inputs. The internal ESD diodes prevent the input pins (V<sub>IN</sub>+ and V<sub>IN</sub>-) from going too far below ground, and the resistors R<sub>1</sub> and R<sub>2</sub> limit the possible current drawn out of the input pins. Diodes D<sub>1</sub> and D<sub>2</sub> prevent the input

pins (V<sub>IN</sub>+ and V<sub>IN</sub>-) from going too far above V<sub>DD</sub>, and dump any currents onto V<sub>DD</sub>. When implemented as shown, resistors  $R_1$  and  $R_2$  also limit the current through D<sub>1</sub> and D<sub>2</sub>.




FIGURE 4-5: Protecting the Analog Inputs.

It is also possible to connect the diodes to the left of the resistor R<sub>1</sub> and R<sub>2</sub>. In this case, the currents through the diodes D<sub>1</sub> and D<sub>2</sub> need to be limited by some other mechanism. The resistors then serve as in-rush current limiters; the DC current into the input pins (V<sub>IN</sub>+ and V<sub>IN</sub>-) should be very small.

A significant amount of current can flow out of the inputs (through the ESD diodes) when the common mode voltage ( $V_{CM}$ ) is below ground ( $V_{SS}$ ); see Figure 2-17. Applications that are high impedance may need to limit the usable voltage range.

## 4.2.2 RAIL-TO-RAIL OUTPUT

The output voltage range of the MCP6V01/2/3 auto-zeroed op amps is  $V_{DD} - 15 \text{ mV}$  (minimum) and  $V_{SS} + 15 \text{ mV}$  (maximum) when  $R_L = 20 \text{ k}\Omega$  is connected to  $V_{DD}/2$  and  $V_{DD} = 5.5\text{V}$ . Refer to Figure 2-19 and Figure 2-20 for more information.

These op amps are designed to drive light loads; use another amplifier to buffer the output from heavy loads.

## 4.2.3 CHIP SELECT (CS)

The single MCP6V03 has a Chip Select ( $\overline{CS}$ ) pin. When  $\overline{CS}$  is pulled high, the supply current for the corresponding op amp drops to about 1 µA (typical), and is pulled through the CS pin to V<sub>SS</sub>. When this happens, the amplifier is put into a high impedance state. By pulling  $\overline{CS}$  low, the amplifier is enabled. If the  $\overline{CS}$  pin is left floating, the internal pull-down resistor (about 5 MΩ) will keep the part on. Figure 1-4 shows the output voltage and supply current response to a  $\overline{CS}$  pulse.

 $<sup>\</sup>ensuremath{\textcircled{}^{\odot}}$  2008 Microchip Technology Inc.

## 4.3 Application Tips

#### 4.3.1 INPUT OFFSET VOLTAGE OVER TEMPERATURE

Table 1-1 gives both the linear and quadratic temperature coefficients (TC<sub>1</sub> and TC<sub>2</sub>) of input offset voltage. The input offset voltage, at any temperature in the specified range, can be calculated as follows:

 $V_{OS}(T_A) = V_{OS} + TC_1 \Delta T + TC_2 \Delta T^2$ 

#### EQUATION 4-1:

Where:

 $\begin{array}{rcl} \Delta T &=& T_A - 25^{\circ} C \\ V_{OS}(T_A) &=& \text{input offset voltage at } T_A \\ V_{OS} &=& \text{input offset voltage at } +25^{\circ} C \\ TC_1 &=& \text{linear temperature coefficient} \\ TC_2 &=& \text{quadratic temperature} \\ && \text{coefficient} \end{array}$ 

#### 4.3.2 DC GAIN PLOTS

Figure 2-9, Figure 2-10 and Figure 2-11 are histograms of the reciprocals (in units of  $\mu$ V/V) of CMRR, PSRR and A<sub>OL</sub>, respectively. They represent the change in input offset voltage (V<sub>OS</sub>) with a change in common mode input voltage (V<sub>CM</sub>), power supply voltage (V<sub>DD</sub>) and output voltage (V<sub>OUT</sub>).

The 1/A<sub>OL</sub> histogram is centered near 0  $\mu$ V/V because the measurements are dominated by the op amp's input noise. The negative values shown represent noise, *not* unstable behavior. We validate the op amps' stability by making multiple measurements of V<sub>OS</sub>; instability would manifest itself as a greater unexplained variability in V<sub>OS</sub> or as the railing of the output.

#### 4.3.3 SOURCE RESISTANCES

The input bias currents have two significant components; switching glitches that dominate at room temperature and below, and input ESD diode leakage currents that dominate at +85°C and above.

Make the resistances seen by the inputs small and equal. This minimizes the output offset caused by the input bias currents.

The inputs should see a resistance on the order of  $10\Omega$  to  $1 \ k\Omega$  at high frequencies (i.e., above 1 MHz). This helps minimize the impact of switching glitches, which are very fast, on overall performance. In some cases, it may be necessary to add resistors in series with the inputs to achieve this improvement in performance.


#### 4.3.4 SOURCE CAPACITANCE

The capacitances seen by the two inputs should be small and matched. The internal switches connected to the inputs dump charges on these capacitors; an offset can be created if the capacitances do not match.

#### 4.3.5 CAPACITIVE LOADS


Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. These auto-zeroed op amps have a different output impedance than most op amps, due to their unique topology.

When driving a capacitive load with these op amps, a series resistor at the output ( $R_{ISO}$  in Figure 4-6) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.



**FIGURE 4-6:** Output Resistor, R<sub>ISO</sub>, Stabilizes Capacitive Loads.

Figure 4-7 gives recommended  $\mathsf{R}_{\mathsf{ISO}}$  values for different capacitive loads and is independent of the gain.




**FIGURE 4-7:** Recommended R<sub>ISO</sub> values for Capacitive Loads.

After selecting  $R_{ISO}$  for your circuit, double check the resulting frequency response peaking and step response overshoot. Modify  $R_{ISO}$ 's value until the response is reasonable. Bench evaluation and simulations with the MCP6V01 SPICE macro model (good for all of the MCP6V01/2/3 op amps) are helpful.

### 4.3.6 STABILIZING OUTPUT LOADS

This family of auto-zeroed op amps has an output impedance (Figure 2-31 and Figure 2-32) that has a double zero when the gain is low. This can cause a large phase shift in feedback networks that have low resistance near the part's bandwidth. This large phase shift can cause stability problems.

Figure 4-8 shows one circuit example that has low resistance near the part's bandwidth.  $R_F$  and  $C_F$  set a pole at 0.16 kHz, so the noise gain ( $G_N$ ) is 1 V/V at the circuit's bandwidth (roughly 1.3 MHz). The load seen by the op amp's output at 1.3 MHz is  $R_G||R_L$  (99 $\Omega$ ). This is low enough to be a real concern.






Output Load Issue.

To solve this problem, increase the resistive load to at least 3 k $\Omega$ . Methods to accomplish this task include:

- Increase R<sub>G</sub>
- Remove C<sub>F</sub> (relocate the filter)
- Add a 3 kΩ resistor at the op amp's output that is not in the signal path; see Figure 4-9



One Solution To Output

FIGURE 4-9: Load Issue.

#### 4.3.7 REDUCING UNDESIRED NOISE AND SIGNALS

Reduce undesired noise and signals with:

- · Low bandwidth signal filters:
  - Minimizes random analog noise
  - Reduces interfering signals
- · Good PCB layout techniques:
  - Minimizes crosstalk
  - Minimizes parasitic capacitances and inductances that interact with fast switching edges
- · Good power supply design:
  - Isolation from other parts
  - Filtering of interference on supply line(s)

#### 4.3.8 SUPPLY BYPASSING AND FILTERING

With this family of operational amplifiers, the power supply pin (V<sub>DD</sub> for single supply) should have a local bypass capacitor (i.e., 0.01  $\mu$ F to 0.1  $\mu$ F) within 2 mm of the pin for good high-frequency performance.

These parts also need a bulk capacitor (i.e.,  $1 \ \mu F$  or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other low noise, analog parts.

Additional filtering of high frequency power supply noise (e.g., switched mode power supplies) can be achieved using resistors. The resistors need to be small enough to prevent a large drop in  $V_{DD}$  for the op amp, which would cause a reduced output range and possible load-induced power supply noise. The resistors also need to be large enough to dissipate little power when  $V_{DD}$  is turned on and off quickly. The circuit in Figure 4-10 gives good rejection out to 1 MHz for switched mode power supplies. Smaller resistors and capacitors are a better choice for designs where the power supply is reasonably quiet.




FIGURE 4-10: Additional Supply Filtering.

## 4.3.9 PCB DESIGN FOR DC PRECISION

In order to achieve DC precision on the order of  $\pm 1 \mu$ V, many physical errors need to be minimized. The design of the Printed Circuit Board (PCB), the wiring, and the thermal environment has a strong impact on the precision achieved. A poor PCB design can easily be more than 100 times worse than the MCP6V01/2/3 op amps minimum and maximum specifications.

#### 4.3.9.1 Thermo-junctions

Any time two dissimilar metals are joined together, a temperature dependent voltage appears across the junction (the Seebeck or thermo-junction effect). This effect is used in thermocouples to measure temperature. The following are examples of thermo-junctions on a PCB:

- Components (resistors, op amps, ...) soldered to a copper pad
- · Wires mechanically attached to the PCB
- Jumpers
- · Solder joints
- PCB vias

Typical thermo-junctions have temperature to voltage conversion coefficients of 10 to 100  $\mu V/^{\circ}C$  (sometimes higher).

There are three basic approaches to minimizing thermo-junction effects:

- Minimize thermal gradients
- · Cancel thermo-junction voltages
- Minimize difference in thermal potential between metals

#### 4.3.9.2 Non-inverting and Inverting Amplifier Layout for Thermo-junctions

Figure 4-11 shows the recommended non-inverting and inverting gain amplifier circuits on one schematic. Usually, to minimize the input bias current related offset,  $R_1$  is chosen to be  $R_2 || R_3$ .

The guard traces (with ground vias at the ends) help minimize the thermal gradients. The resistor layout cancels the resistor thermal voltages, assuming the temperature gradient is constant near the resistors:

#### **EQUATION 4-2:**

$$\begin{split} V_{OUT} &\approx V_P G_{P}, \qquad V_M = GND \\ &\approx -V_M G_M, \quad V_P = GND \end{split}$$


Where:


GP

 $G_M = R_3/R_2$ , inverting gain magnitude

= 
$$1 + G_M$$
, non-inverting gain







**FIGURE 4-11:** PCB Layout and Schematic for Single Non-inverting and Inverting Amplifiers.

**Note:** Changing the orientation of the resistors will usually cause a significant decrease in the cancellation of the thermal voltages.

#### 4.3.9.3 Difference Amplifier Layout for Thermo-junctions

Figure 4-12 shows the recommended difference amplifier circuit. Usually, we choose  $R_1 = R_2$  and  $R_3 = R_4$ .

The guard traces (with ground vias at the ends) help minimize the thermal gradients. The resistor layout cancels the resistor thermal voltages, assuming the temperature gradient is constant near the resistors:


#### **EQUATION 4-3:**

 $V_{OUT} \approx V_{REF} + (V_P - V_M)G_{DM}$ 

Where:

Thermal voltages are approximately equal

$$G_{DM}$$
 =  $R_3/R_1 = R_4/R_2$ , difference gain  
V<sub>OS</sub> is neglected



**FIGURE 4-12:** PCB Layout and Schematic for Single Difference Amplifier.

Note:	Changing the orientation of the resistors
	will usually cause a significant decrease in
	the cancellation of the thermal voltages.

## 4.3.9.4 Dual Non-inverting Amplifier Layout for Thermo-junctions

The dual op amp amplifiers shown in Figure 4-16 and Figure 4-17 produce a non-inverting difference gain greater than 1, and a common mode gain of 1 .They can use the layout shown in Figure 4-13. The gain setting resistors ( $R_2$ ) between the two sides are not combined so that the thermal voltages can be canceled.

The guard traces (with ground vias at the ends) help minimize the thermal gradients. The resistor layout cancels the resistor thermal voltages, assuming the temperature gradient is constant near the resistors:


#### **EQUATION 4-4:**

 $\begin{aligned} (V_{OA} - V_{OB}) &\approx (V_{IA} - V_{IB})G_{DM} \\ (V_{OA} + V_{OB})/2 &\approx (V_{IA} + V_{IB})/2 \end{aligned}$ 

Where:

Thermal voltages are approximately equal

 $G_{DM}$  = 1 + R<sub>3</sub>/R<sub>2</sub>, differential mode gain  $G_{CM}$  = 1, common mode gain  $V_{OS}$  is neglected



**FIGURE 4-13:** PCB Layout and Schematic for Dual Non-inverting Amplifier.

**Note:** Changing the orientation of the resistors will usually cause a significant decrease in the cancellation of the thermal voltages.

### 4.3.9.5 Other PCB Thermal Design Tips

In cases where an individual resistor needs to have its thermo-junction voltage cancelled, it can be split into two equal resistors as shown in Figure 4-14. To keep the thermal gradients near the resistors as small as possible, the layouts are symmetrical with a ring of metal around the outside. Make  $R_{1A} = R_{1B} = R_1/2$  and  $R_{2A} = R_{2B} = 2R_2$ .




FIGURE 4-14: PCB Layout for Individual Resistors.

**Note:** Changing the orientation of the resistors will usually cause a significant decrease in the cancellation of the thermal voltages.

Minimize temperature gradients at critical components (resistors, op amps, heat sources, etc.):

- Minimize exposure to gradients
  - Small components
  - Tight spacing
  - Shield from air currents
- · Align with constant temperature (contour) lines
  - Place on PCB center line
- Minimize magnitude of gradients
  - Select parts with lower power dissipation
  - Use same metal junctions on thermo-junctions that need to match
  - Use metal junctions with low temperature to voltage coefficients
  - Large distance from heat sources
  - Ground plane underneath (large area)
  - FR4 gaps (no copper for thermal insulation)
  - Series resistors inserted into traces (adds thermal and electrical resistance)
  - Use heat sinks

Make the temperature gradient point in one direction:

- Add guard traces
  - Constant temperature curves follow the traces
  - Connect to ground plane
- Shape any FR4 gaps
  - Constant temperature curves follow the edges

#### 4.3.9.6 Crosstalk

DC crosstalk causes offsets that appear as a larger input offset voltage. Common causes include:

- Common mode noise (remote sensors)
- Ground loops (current return paths)
- · Power supply coupling

Interference from the mains (usually 50 Hz or 60 Hz), and other AC sources, can also affect the DC performance. Non-linear distortion can convert these signals to multiple tones, included a DC shift in voltage. When the signal is sampled by an ADC, these AC signals can also be aliased to DC, causing an apparent shift in offset.

To reduce interference:

- Keep traces and wires as short as possible
- Use shielding (e.g., encapsulant)
- Use ground plane (at least a star ground)
- Place the input signal source near to the DUT
- Use good PCB layout techniques
- Use a separate power supply filter (bypass capacitors) for these auto-zeroed op amps

#### 4.3.9.7 Miscellaneous Effects

Keep the resistances seen by the input pins as small and as near to equal as possible to minimize bias current related offsets.

Make the (trace) capacitances seen by the input pins small and equal. This is helpful in minimizing switching glitch-induced offset voltages.

Bending a coax cable with a radius that is too small causes a small voltage drop to appear on the center or (the tribo-electric effect). Make sure the bending radius is large enough to keep the conductors and insulation in full contact.

Mechanical stresses can make some capacitor types (such as ceramic) to output small voltages. Use more appropriate capacitor types in the signal path and minimize mechanical stresses and vibration.

Humidity can cause electro-chemical potential voltages to appear in a circuit. Proper PCB cleaning helps, as does the use of encapsulants.

## 4.4 Typical Applications

#### 4.4.1 WHEATSTONE BRIDGE

Many sensors are configured as Wheatstone bridges. Strain gauges and pressure sensors are two common examples. These signals can be small and the common mode noise large. Amplifier designs with high differential gain are desirable.

Figure 4-15 shows how to interface to a Wheatstone bridge with a minimum of components. Because the circuit is not symmetric, the ADC input is single ended, and there is a minimum of filtering, the CMRR is good enough for moderate common mode noise.




FIGURE 4-15: Simple Design.

Figure 4-16 shows a higher performance circuit for Wheatstone bridges. This circuit is symmetric and has high CMRR. Using a differential input to the ADC helps with the CMRR.





FIGURE 4-16:

## 4.4.2 RTD SENSOR

The ratiometric circuit in Figure 4-17 conditions a three wire RTD. It corrects for the sensor's wiring resistance by subtracting the voltage across the middle  $R_W$ . The top R1 does not change the output voltage; it balances the op amp inputs. Failure (open) of the RTD is detected by an out of range voltage.





The voltages at the input of the ADC can be calculated with the following:

$$\begin{array}{rcl} G_{RTD} &=& 1+2 \cdot R_3 / R_2 \\ G_W &=& G_{RTD} - R_3 / R_1 \\ V_{DM} &=& G_{RTD} (V_T - V_B) + G_W V_W \\ V_{CM} &=& \frac{V_T + V_B + (G_{RTD} + 1 - G_W) V_W}{2} \end{array}$$
Where:
$$\begin{array}{rcl} V_T &=& \text{Voltage at the top of } R_{RTD} \\ V_B &=& \text{Voltage at the bottom of } R_{RTD} \\ V_W &=& \text{Voltage across top and middle} \\ R_W 's \\ \end{array}$$

$$\begin{array}{rcl} V_{CM} &=& \text{ADC's common mode input} \\ V_{DM} &=& \text{ADC's differential mode input} \end{array}$$

High Performance Design.

#### 4.4.3 THERMOCOUPLE SENSOR

Figure 4-18 shows a simplified diagram of an amplifier and temperature sensor used in a thermocouple application. The type K thermocouple senses the temperature at the hot junction ( $T_{HJ}$ ), and produces a voltage at V<sub>1</sub> proportional to  $T_{HJ}$  (in °C). The amplifier's gain is set so that V<sub>4</sub>/T<sub>HJ</sub> is 10 mV/°C. V<sub>3</sub> represents the output of a temperature sensor, which produces a voltage proportional to the temperature (in °C) at the cold junction ( $T_{CJ}$ ), and with a 0.50V offset. V<sub>2</sub> is set so that V<sub>4</sub> is 0.50V when  $T_{HJ} - T_{CJ}$  is 0°C.

#### **EQUATION 4-5:**

$$\begin{split} &V_1 \approx T_{HJ}(40 \ \mu V/^{\circ} C) \\ &V_2 = (1.00V) \\ &V_3 = T_{CJ}(10 \ m V/^{\circ} C) + (0.50V) \\ &V_4 = 250V_1 + (V_2 - V_3) \\ &\approx (10 \ m V/^{\circ} C) \ (T_{HJ} - T_{CJ}) + (0.50V) \end{split}$$






FIGURE 4-18: Thermocouple Sensor; Simplified Circuit.

Figure 4-19 shows a more complete implementation of this circuit. The dashed red arrow indicates a thermally conductive connection between the thermocouple and the MCP9700A; it needs to be very short and have low thermal resistance.





The MCP9700A senses the temperature at its physical location. It needs to be at the same temperature as the cold junction ( $T_{C,I}$ ), and produces V<sub>3</sub> (Figure 4-16).

The MCP1541 produces a 4.10V output, assuming V<sub>DD</sub> is at 5.0V. This voltage, tied to a resistor ladder of 4.100(R<sub>TH</sub>) and 1.3224(R<sub>TH</sub>), would produce a Thevenin equivalent of 1.00V and 250(R<sub>TH</sub>). The 1.3224(R<sub>TH</sub>) resistor is combined in parallel with the top right R<sub>TH</sub> resistor (in Figure 4-18), producing the 0.5696(R<sub>TH</sub>) resistor.

 $V_4$  should be converted to digital, then corrected for the thermocouple's non-linearity. The ADC can use the MCP1541 as its voltage reference. Alternately, an absolute reference inside a PICmicro<sup>®</sup> can be used instead of the MCP1541.

#### 4.4.4 OFFSET VOLTAGE CORRECTION

Figure 4-20 shows a MCP6V01 correcting the input offset voltage of another op amp.  $R_2$  and  $C_2$  integrate the offset error seen at the other op amp's input; the integration needs to be slow enough to be stable (with the feedback provided by  $R_1$  and  $R_3$ ).






FIGURE 4-20: Offset Correction.

#### 4.4.5 PRECISION COMPARATOR

Use high gain before a comparator to improve the latter's performance. Do not use MCP6V01/2/3 as a comparator by itself; the  $V_{OS}$  correction circuitry does not operate properly without a feedback loop.





Precision Comparator.

## 5.0 DESIGN AIDS

Microchip provides the basic design aids needed for the MCP6V01/2/3 family of op amps.

## 5.1 SPICE Macro Model

The latest SPICE macro model for the MCP6V01/2/3 op amps is available on the Microchip web site at www.microchip.com. This model is intended to be an initial design tool that works well in the op amp's linear region of operation over the temperature range. See the model file for information on its capabilities.

Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.

## 5.2 FilterLab<sup>®</sup> Software

Microchip's FilterLab<sup>®</sup> software is an innovative software tool that simplifies analog active filter (using op amps) design. Available at no cost from the Microchip web site at www.microchip.com/filterlab, the Filter-Lab design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

## 5.3 Mindi™ Circuit Designer & Simulator

Microchip's Mindi<sup>™</sup> Circuit Designer & Simulator aids in the design of various circuits useful for active filter, amplifier and power management applications. It is a free online circuit designer & simulator available from the Microchip web site at www.microchip.com/mindi. This interactive circuit designer & simulator enables designers to quickly generate circuit diagrams, and simulate circuits. Circuits developed using the Mindi Circuit Designer & Simulator can be downloaded to a personal computer or workstation.

## 5.4 Microchip Advanced Part Selector (MAPS)

MAPS is a software tool that helps efficiently identify Microchip devices that fit a particular design requirement. Available at no cost from the Microchip website at www.microchip.com/maps, the MAPS is an overall selection tool for Microchip's product portfolio that includes Analog, Memory, MCUs and DSCs. Using this tool, a customer can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for Data sheets, Purchase and Sampling of Microchip parts.

## 5.5 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to help customers achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip web site at www.microchip.com/analog tools.

Some boards that are especially useful are:

- MCP6V01 Thermocouple Auto-Zeroed Reference Design
- MCP6XXX Amplifier Evaluation Board 1
- MCP6XXX Amplifier Evaluation Board 2
- MCP6XXX Amplifier Evaluation Board 3
- MCP6XXX Amplifier Evaluation Board 4
- · Active Filter Demo Board Kit
- P/N SOIC8EV: 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board
- P/N SOIC14EV: 14-Pin SOIC/TSSOP/DIP Evaluation Board

## 5.6 Application Notes

The following Microchip Application Notes are available on the Microchip web site at www.microchip. com/appnotes and are recommended as supplemental reference resources.

**ADN003:** "Select the Right Operational Amplifier for your Filtering Circuits", DS21821

**AN722:** "Operational Amplifier Topologies and DC Specifications", DS00722

**AN723:** "Operational Amplifier AC Specifications and Applications", DS00723

AN884: "Driving Capacitive Loads With Op Amps", DS00884

**AN990:** "Analog Sensor Conditioning Circuits – An Overview", DS00990

These application notes and others are listed in the design guide:


"Signal Chain Design Guide", DS21825

NOTES:


## 6.0 PACKAGING INFORMATION

### 6.1 Package Marking Information


#### 8-Lead DFN (4x4) (MCP6V02)



8-Lead SOIC (150 mil)





#### 8-Lead TDFN (2x3) (MCP6V01, MCP6V03)




Device	Code					
MCP6V01	AAA					
MCP6V03	AAB					
Note: Applie	s to 8-Lead					
2x3 TDFN						








Example:



Legen	<b>d:</b> XXX	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	e3	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3))
		can be found on the outer packaging for this package.
Note:	In the eve	nt the full Microchip part number cannot be marked on one line, it will
		d over to the next line, thus limiting the number of available s for customer-specific information.

### 8-Lead Plastic Dual Flat, No Lead Package (MD) – 4x4x0.9 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS				
Dimens	sion Limits	MIN	NOM	MAX		
Number of Pins	N	8				
Pitch	е		0.80 BSC			
Overall Height	A	0.80 0.90 1.00				
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3	0.20 REF				
Overall Length	D	4.00 BSC				
Exposed Pad Width	E2	0.00 2.20 2.80				
Overall Width	E	4.00 BSC				
Exposed Pad Length	D2	0.00	3.00	3.60		
Contact Width	b	0.25	0.30	0.35		
Contact Length	L	0.30	0.55	0.65		
Contact-to-Exposed Pad	К	0.20	-	-		

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-131C

### 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	e	1.27 BSC		
Overall Height	A	_	-	1.75
Molded Package Thickness	A2	1.25	-	_
Standoff §	A1	0.10	-	0.25
Overall Width	E		6.00 BSC	
Molded Package Width	E1	3.90 BSC		
Overall Length	D		4.90 BSC	
Chamfer (optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	¢	0°	-	8°
Lead Thickness	С	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	_	15°

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B

## 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## **RECOMMENDED LAND PATTERN**


	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A



8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75 mm Body [TDFN]
--

Units		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν		8		
Pitch	е		0.50 BSC		
Overall Height	А	0.70	0.75	0.80	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3		0.20 REF		
Overall Length	D		2.00 BSC		
Overall Width	Е		3.00 BSC		
Exposed Pad Length	D2	1.20	-	1.60	
Exposed Pad Width	E2	1.20	-	1.60	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.25	0.30	0.45	
Contact-to-Exposed Pad	K	0.20	-	-	

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129B

## 8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75 mm Body [TDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	W2			1.46
Optional Center Pad Length	T2			1.36
Contact Pad Spacing	C1		3.00	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.75
Distance Between Pads	G	0.20		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2129A

## APPENDIX A: REVISION HISTORY

## **Revision C (December 2008)**

The following is the list of modifications:

- 1. Added the 8-lead, 2x3 TDFN package for the MCP6V01 and MCP6V03 devices.
- 2. Corrected the IMD specification in Table 1-2.
- 3. Added 8-lead, 2x3 TDFN package information to Thermal Characteristic table.
- 4. Added information on the Exposed Thermal Pad (EP) for the 8-lead, 2x3 TDFN and 8-lead, 4x4 DFN packages.
- 5. Added Section 4.3.6 "Stabilizing Output Loads"
- 6. Other minor typographical corrections.

## **Revision B (June 2008)**

The following is the list of modifications:

- 1. Updated the specifications and their conditions.
- 2. Corrected the Timing Diagrams.
- 3. Added to the Test Circuits.
- 4. Added R<sub>ISO</sub> (see Figure 4-6) to all circuit diagrams.
- 5. Added the Typical Performance Curves.
- 6. Corrected and expanded Applications Information.
- 7. Minor edits due to change in production status.
- 8. Added Appendix B, Offset Related Test Screens.

## **Revision A (September 2007)**

• Original Release of this Document.

## APPENDIX B: OFFSET RELATED TEST SCREENS

Input offset voltage related specifications in the DC spec table (Table 1-1) are based on bench measurements (see Section 2.1 "DC Input Precision"). These measurements are much more accurate because:

- More compact circuit
- Soldered parts on the PCB
- More time spent averaging (reduces noise)
- · Better temperature control
  - Reduced temperature gradients
  - Greater accuracy

## TABLE B-1: OFFSET RELATED TEST SCREENS

**Electrical Characteristics:** Unless otherwise indicated,  $T_A = 25^{\circ}C$ ,  $V_{DD} = +1.8V$  to +5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 20$  k $\Omega$  to  $V_L$ , and  $\overline{CS} = GND$  (refer to Figure 1-5 and Figure 1-6).

Parameters	Sym	Min	Мах	Units	Conditions		
Input Offset							
Input Offset Voltage	V <sub>OS</sub>	-10	+10	μV	T <sub>A</sub> = +25°C (Note 1, Note 2)		
Input Offset Voltage Drift with Temperature (linear Temp. Co.)	TC <sub>1</sub>	_	—	nV/°C	T <sub>A</sub> = -40 to +125°C <b>(Note 3)</b>		
Power Supply Rejection	PSRR	115		dB	(Note 1)		
Common Mode							
Common Mode Rejection	CMRR	106	_	dB	V <sub>DD</sub> = 1.8V, V <sub>CM</sub> = -0.2V to 2.0V (Note 1)		
	CMRR	116	_	dB	V <sub>DD</sub> = 5.5V, V <sub>CM</sub> = -0.2V to 5.7V (Note 1)		
Open-Loop Gain							
DC Open-Loop Gain (large signal)	A <sub>OL</sub>	114	_	dB	V <sub>DD</sub> = 1.8V, V <sub>OUT</sub> = 0.2V to 1.6V (Note 1)		
	A <sub>OL</sub>	122		dB	V <sub>DD</sub> = 5.5V, V <sub>OUT</sub> = 0.2V to 5.3V (Note 1)		

**Note 1:** Due to thermal junctions and other errors in the production environment, these specifications are only screened in production.

**2:**  $V_{OS}$  is also sample screened at +125°C.

**3:** TC<sub>1</sub> is not measured in production.

We use production screens to ensure the quality of our outgoing products. These screens are set at wider limits to eliminate any fliers; see Table B-1.

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>-X /XXX</u>	Ex	amples:
	perature Package ange	a) b)	MCP6V01T-E/SN: Extended temperature, 8LD SOIC package. MCP6V01-E/MNY:Extended temperature, 8LD 2x3 TDFN package.
Device:	MCP6V01Single Op Amp (Tape and Reel for 2x3 TDFN andSOIC)MCP6V02Dual Op Amp (Tape and Reel for 4×4 DFN and SOIC)MCP6V02TDual Op Amp (Tape and Reel for 4×4 DFN and SOIC)MCP6V03Single Op Amp with Chip Select (Tape and Reel for SOIC)	a) b) a) b)	MCP6V02-E/MD: Extended temperature, 8LD 4x4 DFN package. MCP6V02T-E/SN: Tape and Reel, Extended temperature, 8LD SOIC package. MCP6V03-E/SN: Extended temperature, 8LD SOIC package. MCP6V03-E/MNY:Extended temperature, 8LD 2x3 TDFN package.
Temperature Range:	$E = -40^{\circ}C \text{ to } +125^{\circ}C$		
Package:	<ul> <li>MD = Plastic Dual Flat, No-Lead (4×4x0.9 mm), 8-lead (MCP6V02 only)</li> <li>MNY * = Plastic Dual Flat No Lead (2x3x0.75 mm), 8-lead (MCP6V01, MCP6V03)</li> <li>SN = Plastic SOIC (150mil Body), 8-lead</li> <li>* Y = nickel palladium gold manufacturing designator. Only available on the TDFN package.</li> </ul>		

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC, SmartShunt and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC<sup>32</sup> logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara, CA Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/02/08