

PCA9554/PCA9554A

8-bit I²C-bus and SMBus I/O port with interrupt

Rev. 07 — 13 November 2006

Product data sheet

1. General description

The PCA9554 and PCA9554A are 16-pin CMOS devices that provide 8 bits of General Purpose parallel Input/Output (GPIO) expansion for I²C-bus/SMBus applications and were developed to enhance the NXP Semiconductors family of I²C-bus I/O expanders. The improvements include higher drive capability, 5 V I/O tolerance, lower supply current, individual I/O configuration, 400 kHz clock frequency, and smaller packaging. I/O expanders provide a simple solution when additional I/O is needed for ACPI power switches, sensors, push buttons, LEDs, fans, etc.

The PCA9554/PCA9554A consist of an 8-bit Configuration register (Input or Output selection); 8-bit Input Port register, 8-bit Output Port register and an 8-bit Polarity Inversion register (active HIGH or active LOW operation). The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input Port or Output Port register. The polarity of the read register can be inverted with the Polarity Inversion register. All registers can be read by the system master. Although pin-to-pin and I²C-bus address compatible with the PCF8574 series, software changes are required due to the enhancements and are discussed in *Application Note AN469*.

The PCA9554/PCA9554A open-drain interrupt output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed. The power-on reset sets the registers to their default values and initializes the device state machine.

Three hardware pins (A0, A1, A2) vary the fixed I²C-bus address and allow up to eight devices to share the same I²C-bus/SMBus. The PCA9554A is identical to the PCA9554 except that the fixed I²C-bus address is different allowing up to sixteen of these devices (eight of each) on the same I²C-bus/SMBus.

2. Features

- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant I/Os
- Polarity Inversion register
- Active LOW interrupt output
- Low standby current
- Noise filter on SCL/SDA inputs
- No glitch on power-up
- Internal power-on reset
- 8 I/O pins which default to 8 inputs
- 0 Hz to 400 kHz clock frequency



- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: DIP16, SO16, SSOP16, SSOP20, TSSOP16, HVQFN16 (2 versions: $4 \times 4 \times 0.85$ mm and $3 \times 3 \times 0.85$ mm), and bare die


3. Ordering information

Table 1. Ordering information

 $T_{amb} = -40 \,^{\circ}C$ to +85 $^{\circ}C$.


Type number	Topside mark	Package					
		Name	Description	Version			
PCA9554N	PCA9554N	DIP16	plastic dual in-line package; 16 leads (300 mil);	SOT38-1			
PCA9554AN	PCA9554AN		long body				
PCA9554D	PCA9554D	SO16	plastic small outline package; 16 leads;	SOT162-1			
PCA9554AD	PCA9554AD		body width 7.5 mm				
PCA9554DB	9554DB	SSOP16	plastic shrink small outline package; 16 leads;	SOT338-1			
PCA9554ADB	9554A		body width 5.3 mm				
PCA9554TS	PCA9554	SSOP20	plastic shrink small outline package; 20 leads;	SOT266-1			
PCA9554ATS	PA9554A		body width 4.4 mm				
PCA9554PW	9554DH	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1			
PCA9554APW	9554ADH		body width 4.4 mm				
PCA9554BS	9554	HVQFN16	plastic thermal enhanced very thin quad flat package;	SOT629-1			
PCA9554ABS	554A		no leads; 16 terminals; body $4 \times 4 \times 0.85$ mm				
PCA9554BS3	P54	HVQFN16	plastic thermal enhanced very thin quad flat package;	SOT758-1			
PCA9554ABS3	54A		no leads; 16 terminals; body $3 \times 3 \times 0.85$ mm				
PCA9554U	-	bare die	-	-			


4. Block diagram



5. Pinning information

5.1 Pinning





5.2 Pin description

Table 2. Pin description

Symbol	Pin			Description
	DIP16, SO16, SSOP16, TSSOP16	HVQFN16	SSOP20	
A0	1	15	6	address input 0
A1	2	16	7	address input 1
A2	3	1	9	address input 2
IO0	4	2	10	input/output 0
IO1	5	3	11	input/output 1
IO2	6	4	12	input/output 2
IO3	7	5	14	input/output 3
V_{SS}	8	6 ^[1]	15	supply ground
104	9	7	16	input/output 4
IO5	10	8	17	input/output 5
106	11	9	19	input/output 6
107	12	10	20	input/output 7
INT	13	11	1	interrupt output (open-drain)
SCL	14	12	2	serial clock line
SDA	15	13	4	serial data line
V_{DD}	16	14	5	supply voltage
n.c.	-	-	3, 8, 13, 18	not connected

^[1] HVQFN package die supply ground is connected to both V_{SS} pin and exposed center pad. V_{SS} pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the PCB in the thermal pad region.

6. Functional description

Refer to Figure 1 "Block diagram of PCA9554/PCA9554A".

6.1 Registers

6.1.1 Command byte

Table 3. Command byte

Command	Protocol	Function
0	read byte	Input Port register
1	read/write byte	Output Port register
2	read/write byte	Polarity Inversion register
3	read/write byte	Configuration register

The command byte is the first byte to follow the address byte during a write transmission. It is used as a pointer to determine which of the following registers will be written or read.

6.1.2 Register 0 - Input Port register

This register is a read-only port. It reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by Register 3. Writes to this register have no effect.

The default 'X' is determined by the externally applied logic level, normally '1' when no external signal externally applied because of the internal pull-up resistors.

Table 4. Register 0 - Input Port register bit description

		•		•
Bit	Symbol	Access	Value	Description
7	17	read only	Χ	determined by externally applied logic level
6	16	read only	Χ	
5	I 5	read only	Χ	
4	14	read only	Χ	
3	13	read only	X	
2	12	read only	Χ	
1	l1	read only	Χ	
0	10	read only	Χ	

6.1.3 Register 1 - Output Port register

This register reflects the outgoing logic levels of the pins defined as outputs by Register 3. Bit values in this register have no effect on pins defined as inputs. Reads from this register return the value that is in the flip-flop controlling the output selection, **not** the actual pin value.

Table 5. Register 1 - Output Port register bit description Legend: * default value.

Bit	Symbol	Access	Value	Description
7	07	R	1*	reflects outgoing logic levels of pins defined as
6	O6	R	1*	outputs by Register 3
5	O5	R	1*	
4	04	R	1*	
3	O3	R	1*	
2	02	R	1*	
1	O1	R	1*	
0	O0	R	1*	

6.1.4 Register 2 - Polarity Inversion register

This register allows the user to invert the polarity of the Input Port register data. If a bit in this register is set (written with '1'), the corresponding Input Port data is inverted. If a bit in this register is cleared (written with a '0'), the Input Port data polarity is retained.

Table 6. Register 2 - Polarity Inversion register bit description Legend: * default value.

Bit	Symbol	Access	Value	Description
7	N7	R/W	0*	inverts polarity of Input Port register data
6	N6	R/W	0*	0 = Input Port register data retained (default value)
5	N5	R/W	0*	1 = Input Port register data inverted
4	N4	R/W	0*	
3	N3	R/W	0*	
2	N2	R/W	0*	
1	N1	R/W	0*	
0	N0	R/W	0*	

6.1.5 Register 3 - Configuration register

This register configures the directions of the I/O pins. If a bit in this register is set, the corresponding port pin is enabled as an input with high-impedance output driver. If a bit in this register is cleared, the corresponding port pin is enabled as an output. At reset, the I/Os are configured as inputs with a weak pull-up to V_{DD} .

Table 7. Register 3 - Configuration register bit description Legend: * default value.

Bit	Symbol	Access	Value	Description						
7	C7	R/W	1*	configures the directions of the I/O pins						
6	C6	R/W	1*	0 = corresponding port pin enabled as an outp						
5	C5	R/W	1*	1 = corresponding port pin configured as input						
4	C4	R/W	1*	(default value)						
3	C3	R/W	1*							
2	C2	R/W	1*							
1	C1	R/W	1*							
0	C0	R/W	1*							

6.2 Power-on reset

When power is applied to V_{DD} , an internal Power-On Reset (POR) holds the PCA9554/PCA9554A in a reset condition until V_{DD} has reached V_{POR} . At that point, the reset condition is released and the PCA9554/PCA9554A registers and state machine will initialize to their default states. Thereafter, V_{DD} must be lowered below 0.2 V to reset the device.

For a power reset cycle, V_{DD} must be lowered below 0.2 V and then restored to the operating voltage.

6.3 Interrupt output


The open-drain interrupt output is activated when one of the port pins change state and the pin is configured as an input. The interrupt is deactivated when the input returns to its previous state or the Input Port register is read.

Note that changing an I/O from and output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register.


6.4 I/O port

When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input with a weak pull-up (100 k Ω typ.) to V_{DD}. The input voltage may be raised above V_{DD} to a maximum of 5.5 V.

If the I/O is configured as an output, then either Q1 or Q2 is enabled, depending on the state of the Output Port register. Care should be exercised if an external voltage is applied to an I/O configured as an output because of the low-impedance paths that exist between the pin and either V_{DD} or V_{SS} .





6.5 Device address




6.6 Bus transactions


Data is transmitted to the PCA9554/PCA9554A registers using the Write mode as shown in <u>Figure 12</u> and <u>Figure 13</u>. Data is read from the PCA9554/PCA9554A registers using the Read mode as shown in <u>Figure 14</u> and <u>Figure 15</u>. These devices do not implement an auto-increment function, so once a command byte has been sent, the register which was addressed will continue to be accessed by reads until a new command byte has been sent.






PCA9554_9554A_7 © NXP B.V. 2006. All rights reserved.





7. Application design-in information



8. Limiting values

Table 8. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+6.0	V
I _I	input current		-	±20	mA
V _{I/O}	voltage on an input/output pin		$V_{SS}-0.5$	5.5	V
$I_{O(IOn)}$	output current on pin IOn		-	±50	mA
I_{DD}	supply current		-	85	mA
I_{SS}	ground supply current		-	100	mA
P_{tot}	total power dissipation		-	200	mW
T _{stg}	storage temperature		-65	+150	°C
T_{amb}	ambient temperature	operating	-40	+85	°C

9. Static characteristics

Table 9. Static characteristics

 V_{DD} = 2.3 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supplies							
V_{DD}	supply voltage			2.3	-	5.5	V
I _{DD}	supply current	operating mode; $V_{DD} = 5.5 \text{ V}$; no load; $f_{SCL} = 100 \text{ kHz}$		-	104	175	μΑ
I _{stb}	standby current	Standby mode; $V_{DD} = 5.5 \text{ V}$; no load; $V_{I} = V_{SS}$; $f_{SCL} = 0 \text{ kHz}$; $I/O = \text{inputs}$		-	550	700	μΑ
		Standby mode; V_{DD} = 5.5 V; no load; V_{I} = V_{DD} ; f_{SCL} = 0 kHz; I/O = inputs		-	0.25	1	μΑ
V_{POR}	power-on reset voltage	no load; $V_I = V_{DD}$ or V_{SS}	<u>[1]</u>	-	1.5	1.65	V
Input SCI	_; input/output SDA						
V_{IL}	LOW-level input voltage			-0.5	-	+0.3V _{DD}	V
V_{IH}	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
I _{OL}	LOW-level output current	V _{OL} = 0.4 V		3	6	-	mA
IL	leakage current	$V_I = V_{DD} = V_{SS}$		-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$		-	6	10	pF
I/Os							
V _{IL}	LOW-level input voltage			-0.5	-	+0.8	V
V _{IH}	HIGH-level input voltage			2.0	-	5.5	V
I _{OL}	LOW-level output current	$V_{OL} = 0.5 \text{ V}; V_{DD} = 2.3 \text{ V}$	[2]	8	10	-	mA
		$V_{OL} = 0.7 \text{ V}; V_{DD} = 2.3 \text{ V}$	[2]	10	13	-	mA
		$V_{OL} = 0.5 \text{ V}; V_{DD} = 3.0 \text{ V}$	[2]	8	14	-	mA
		$V_{OL} = 0.7 \text{ V}; V_{DD} = 3.0 \text{ V}$	[2]	10	19	-	mA
		$V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$	[2]	8	17	-	mA
		$V_{OL} = 0.7 \text{ V}; V_{DD} = 4.5 \text{ V}$	[2]	10	24	-	mA
V_{OH}	HIGH-level output voltage	$I_{OH} = -8 \text{ mA}; V_{DD} = 2.3 \text{ V}$	[3]	1.8	-	-	V
		$I_{OH} = -10 \text{ mA}; V_{DD} = 2.3 \text{ V}$	[3]	1.7	-	-	V
		$I_{OH} = -8 \text{ mA}; V_{DD} = 3.0 \text{ V}$	[3]	2.6	-	-	V
		$I_{OH} = -10 \text{ mA}; V_{DD} = 3.0 \text{ V}$	[3]	2.5	-	-	V
		$I_{OH} = -8 \text{ mA}; V_{DD} = 4.75 \text{ V}$	[3]	4.1	-	-	V
		$I_{OH} = -10 \text{ mA}; V_{DD} = 4.75 \text{ V}$	[3]	4.0	-	-	V
I _{IH}	input leakage current	$V_{DD} = 3.6 \text{ V}; V_I = V_{DD}$		-	-	1	μΑ
I _{IL}	input leakage current	$V_{DD} = 5.5 \text{ V}; V_{I} = V_{SS}$		-	-	-100	μΑ
C _i	input capacitance			-	3.7	5	pF
Co	output capacitance			-	3.7	5	pF
Interrupt	INT						
I _{OL}	LOW-level output current	V _{OL} = 0.4 V		3	-	-	mA

Table 9. Static characteristics ...continued

 V_{DD} = 2.3 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified.

22	, co , amb		•				
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Select in	outs A0, A1, A2						
V_{IL}	LOW-level input voltage			-0.5	-	8.0	V
V_{IH}	HIGH-level input voltage			2.0	-	5.5	V
I _{LI}	input leakage current			-1	-	1	μΑ

^[1] V_{DD} must be lowered to 0.2 V in order to reset part.

10. Dynamic characteristics

Table 10. Dynamic characteristics

Symbol	Parameter	Conditions	Conditions		rd-mode ·bus	Fast-mode I ² C-bus		Unit
				Min	Max	Min	Max	
f_{SCL}	SCL clock frequency			0	100	0	400	kHz
t _{BUF}	bus free time between a STOP and START condition			4.7	-	1.3	-	μs
t _{HD;STA}	hold time (repeated) START condition			4.0	-	0.6	-	μs
t _{SU;STA}	set-up time for a repeated START condition			4.7	-	0.6	-	μs
t _{SU;STO}	set-up time for STOP condition			4.0	-	0.6	-	μs
t _{HD;DAT}	data hold time			0	-	0	-	μs
t _{VD:ACK}	data valid acknowledge time		<u>[1]</u>	0.3	3.45	0.1	0.9	μs
$t_{VD;DAT}$	data valid time		[2]	300	-	50	-	ns
t _{SU;DAT}	data set-up time			250	-	100	-	ns
t_{LOW}	LOW period of the SCL clock			4.7	-	1.3	-	μs
t _{HIGH}	HIGH period of the SCL clock			4.0	-	0.6	-	μs
t _r	rise time of both SDA and SCL signals			-	1000	$20 + 0.1C_{b}^{[3]}$	300	ns
t _f	fall time of both SDA and SCL signals			-	300	$20 + 0.1C_{b}^{[3]}$	300	μs
t_{SP}	pulse width of spikes that must be suppressed by the input filter			-	50	-	50	ns
Port timin	g							
$t_{v(Q)}$	data output valid time			-	200	-	200	ns
t _{su(D)}	data input setup time			100	-	100	-	ns
t _{h(D)}	data input hold time			1	-	1	-	μs
Interrupt t	iming							
$t_{\nu(INT_N)}$	valid time on pin INT			-	4	-	4	μs
$t_{\text{rst}(\text{INT}_\text{N})}$	reset time on pin INT			-	4	-	4	μs


^[1] $t_{VD;ACK}$ = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.

^[2] Each I/O must be externally limited to a maximum of 25 mA and the device must be limited to a maximum current of 100 mA.

^[3] The total current sourced by all I/Os must be limited to 85 mA.

^[2] $t_{VD;DAT}$ = minimum time for SDA data output to be valid following SCL LOW.


^[3] $C_b = \text{total capacitance of one bus line in pF.}$



11. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil); long body

SOT38-1



inches

0.19

0.02

0.15

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

0.055

0.021

0.015

0.013

0.009

OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT38-1	050G09	MO-001	SC-503-16			99-12-27 03-02-13

0.86

0.26

0.15

0.3

0.37


0.01

0.087

Fig 18. Package outline SOT38-1 (DIP16)

SO16: plastic small outline package; 16 leads; body width 7.5 mm

SOT162-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	10.5 10.1	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.41 0.40	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT162-1	075E03	MS-013			-99-12-27 03-02-19

Fig 19. Package outline SOT162-1 (SO16)

PCA9554_9554A_7 © NXP B.V. 2006. All rights reserved. Rev. 07 — 13 November 2006

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



-				3			-,												
	UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
	mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


REFER	EUROPEAN	ISSUE DATE	
C JEDEC	JEITA	PROJECTION	ISSUE DATE
MO-150			99-12-27 03-02-19
			C JEDEC JEITA PROJECTION

Fig 20. Package outline SOT338-1 (SSOP16)

PCA9554_9554A_7 © NXP B.V. 2006. All rights reserved.

SSOP20: plastic shrink small outline package; 20 leads; body width 4.4 mm

SOT266-1



						-,												
UN	T A max.	A ₁	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mr	1.5	0.15 0	1.4 1.2	0.25	0.32 0.20	0.20 0.13	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.45	0.65 0.45	0.2	0.13	0.1	0.48 0.18	10° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT266-1		MO-152			99-12-27 03-02-19

Fig 21. Package outline SOT266-1 (SSOP20)

PCA9554_9554A_7 © NXP B.V. 2006. All rights reserved. Rev. 07 — 13 November 2006

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNI	Γ A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE	
IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
	MO-153			99-12-27 03-02-18
	IEC	IEC JEDEC	IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 22. Package outline SOT403-1 (TSSOP16)

PCA9554_9554A_7 © NXP B.V. 2006. All rights reserved.

HVQFN16: plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body 4 x 4 x 0.85 mm

SOT629-1

21 of 30




Fig 23. Package outline SOT629-1 (HVQFN16)

HVQFN16: plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body 3 x 3 x 0.85 mm

SOT758-1




Fig 24. Package outline SOT758-1 (HVQFN16)

12. Handling information

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be completely safe you must take normal precautions appropriate to handling integrated circuits.

13. Soldering

13.1 Introduction

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

13.2 Through-hole mount packages

13.2.1 Soldering by dipping or by solder wave

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature $(T_{stg(max)})$. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

13.2.2 Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 $^{\circ}$ C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 $^{\circ}$ C and 400 $^{\circ}$ C, contact may be up to 5 seconds.

13.3 Surface mount packages

13.3.1 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 25</u>) than a PbSn process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the

packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 11 and 12

Table 11. SnPb eutectic process (from J-STD-020C)


Package thickness (mm)	Package reflow temperature (°C	;)				
	Volume (mm³)					
	< 350	≥ 350				
< 2.5	235	220				
≥ 2.5	220	220				

Table 12. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow tem	Package reflow temperature (°C)									
	Volume (mm³)										
	< 350	350 to 2000	> 2000								
< 1.6	260	260	260								
1.6 to 2.5	260	250	245								
> 2.5	250	245	245								

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 25.



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

13.3.2 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 $^{\circ}$ C or 265 $^{\circ}$ C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

13.3.3 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 °C and 320 °C.

13.4 Package related soldering information

Table 13. Suitability of IC packages for wave, reflow and dipping soldering methods

Mounting	Package ^[1]	Soldering method		
		Wave	Reflow[2]	Dipping
Through-hole mount	CPGA, HCPGA	suitable	_	_
	DBS, DIP, HDIP, RDBS, SDIP, SIL	suitable[3]	_	suitable
Through-hole-surface mount	PMFP[4]	not suitable	not suitable	_

PCA9554/PCA9554A

8-bit I²C-bus and SMBus I/O port with interrupt

Table 13. Suitability of IC packages for wave, reflow and dipping soldering methods ... continued

Mounting	Package ^[1]	Soldering method						
		Wave	Reflow[2]	Dipping				
Surface mount	BGA, HTSSONT ^[5] , LBGA, LFBGA, SQFP, SSOPT ^[5] , TFBGA, VFBGA, XSON	not suitable	suitable	-				
	DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ^[6]	suitable	-				
	PLCC[7], SO, SOJ	suitable	suitable	-				
	LQFP, QFP, TQFP	not recommended[7][8]	suitable	_				
	SSOP, TSSOP, VSO, VSSOP	not recommended[9]	suitable	-				
	CWQCCNL[10], WQCCNL[10]	not suitable	not suitable	_				

- [1] For more detailed information on the BGA packages refer to the (*LF*)BGA Application Note (AN01026); order a copy from your NXP Semiconductors sales office.
- [2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect).
- [3] For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.
- [4] Hot bar soldering or manual soldering is suitable for PMFP packages.
- [5] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- [6] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [7] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [8] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [9] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [10] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.

14. Abbreviations

Table 14. Abbreviations

Table 1 in 7 ibble 1 in 1					
Acronym	Description				
ACPI	Advanced Configuration and Power Interface				
CDM	Charged Device Model				
CMOS	Complementary Metal Oxide Semiconductor				
ESD	ElectroStatic Discharge				
FET	Field-Effect Transistor				
GPIO	General Purpose Input/Output				
НВМ	Human Body Model				
I ² C-bus	Inter-Integrated Circuit bus				
I/O	Input/Output				
LED	Light-Emitting Diode				
MM	Machine Model				
PCB	Printed-Circuit Board				
POR	Power-On Reset				
SMBus	System Management Bus				

15. Revision history

Table 15. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes			
PCA9554_9554A_7	20061113	Product data sheet	-	PCA9554_9554A_6			
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 						
	 Legal texts have been adapted to the new company name where appropriate. 						
	 Added HVQFN16 (SOT758-1) and bare die package offerings 						
	 Pin names I/O0 through I/O7 changed to IO0 through IO7 						
	 <u>Table 2 "Pin description"</u>: added <u>Table note 1</u> and its reference at HVQFN pin 6 (V_{SS}) 						
	 Symbol (t_{pv} and t_{PV}) changed to t_{v(Q)} 						
	 Symbol (t_{ph} and t_{PH}) changed to t_{h(D)} 						
	 Symbol (t_{ps} and t_{ps}) changed to t_{su(D)} 						
		and t_{IV}) changed to $t_{v(INT_N)}$					
	 Symbol (t_{ir} and t_{IR}) changed to t_{rst(INT_N)} 						
	 Figure 16 "Typical application" modified (deleted "PCA9554A") 						
	• Table 8 "Limiting values":						
	 Changed parameter description for symbol V_{I/O} from "DC voltage on an I/O" to "voltage on an input/output pin" 						
	an input/output pin" Changed output in DC output ourrent on an I/O" to "I are output ourrent on air I/O".						
	 Changed symbol "I_{I/O}, DC output current on an I/O" to "I_{O(IOn)}, output current on pin IOn" Changed parameter description of I _O , from "supply current" to "around supply current"						
	 Changed parameter description of I_{SS} from "supply current" to "ground supply current" Table 9 "Static characteristics": 						
	- Symbols "I _{stb} " and "I _{stbh} " replaced with "I _{stb} "						
	-	tion 14 "Abbreviations"	ui istd				
PCA9554_9554A_6	20040930	Product data	_	PCA9554_9554A_5			
(9397 750 13289)	20040330	1 Toddet data		1 0/3004_3004/_0			
PCA9554_9554A_5 (9397 750 10163)	20020726	Product data	853-2243 28672 of 26 July 2002	PCA9554_9554A_4			
PCA9554_9554A_4 (9397 750 09817)	20020513	Product specification	-	PCA9554_9554A_3			
PCA9554_9554A_3 (9397 750 08342)	20010507	Product specification	-	PCA9554_9554A_2			
PCA9554_9554A_2 (9397 750 08209)	20010319	Product specification	-	PCA9554_9554A_1			
PCA9554_9554A_1 (9397 750 08159)	20010319	Product specification	-	-			

PCA9554/PCA9554A

8-bit I²C-bus and SMBus I/O port with interrupt

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to

result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

17. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

18. Contents

1	General description	1
2	Features	1
3	Ordering information	2
4	Block diagram	3
5	Pinning information	4
5.1	Pinning	4
5.2	Pin description	6
6	Functional description	6
6.1	Registers	6
6.1.1	Command byte	
6.1.2	Register 0 - Input Port register	
6.1.3	Register 1 - Output Port register	
6.1.4	Register 2 - Polarity Inversion register	
6.1.5 6.2	Register 3 - Configuration register Power-on reset	
6.2 6.3	Interrupt output	_
6.4	I/O port	
6.5	Device address	
6.6	Bus transactions	
7	Application design-in information	12
8	Limiting values	
9	Static characteristics	
10	Dynamic characteristics	14
11	Package outline	
12	Handling information	
13	Soldering	
13.1	Introduction	
13.2	Through-hole mount packages	
13.2.1	Soldering by dipping or by solder wave	
13.2.2	Manual soldering	23
13.3	Surface mount packages	
13.3.1	Reflow soldering	
13.3.2	Wave soldering	
13.3.3 13.4	Manual soldering	
13.4 14	Package related soldering information Abbreviations	
14 15	Revision history	
	-	
16	Legal information	
16.1 16.2	Data sheet status	
16.2	Disclaimers	
16.4	Trademarks	
17	Contact information	
18	Contents	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2006.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com