Low capacitance 7-fold bidirectional ESD protection diode arrays

Rev. 03 — 20 August 2009

Product data sheet

1. Product profile

1.1 General description

Low capacitance 7-fold bidirectional ESD protection diode arrays in small plastic packages designed for the protection of up to seven transmission or data lines from damage caused by ElectroStatic Discharge (ESD) and other transients.

Table 1. Product overview

Type number	Package								
	Name	NXP							
PESD5V0L7BAS	TSSOP8	SOT505-1							
PESD5V0L7BS	SO8	SOT96-1							

1.2 Features

- ESD protection of up to seven lines
- Low diode capacitance
- Max. peak pulse power: P_{pp} = 35 W
- Low clamping voltage: V_{(CL)R} = 17 V
- Ultra low leakage current: I_{RM} = 3 nA
- ESD protection of up to 10 kV
- IEC 61000-4-2, level 4 (ESD)
- IEC 61000-4-5 (surge); I_{pp} = 2.5 A

1.3 Applications

- Computers and peripherals
- Communication systems
- Audio and video equipment
- High speed data lines
- Parallel ports

1.4 Quick reference data

Table 2. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{RWM}	reverse stand-off voltage		-	-	5	V
C _d	diode capacitance	$V_R = 0 V;$ f = 1 MHz	-	8	10	pF



Low capacitance 7-fold bidirectional ESD protection diode arrays

2. Pinning information

Table 3. Discrete pinning

Table 5.	Discrete piliting		
Pin	Description	Simplified outline	Symbol
TSSOP8			
1	cathode 1		
2	cathode 2	8	1 1 8
3	cathode 3		2 7 7
4	cathode 4		
5	cathode 5		3 10 1 6
6	cathode 6	1	4 1 5
7	cathode 7		
8	cathode 8		sym005
SO8			
1	cathode 1		
2	cathode 2	8月月月5	1 1 8
3	cathode 3		2 7 7
4	cathode 4		-
5	cathode 5	1 日 日 日 4	3 KI DI 6
6	cathode 6		4 1 5
7	cathode 7		
8	cathode 8		sym005

3. Ordering information

Table 4. Ordering information

Type number	Package										
	Name	Description	Version								
PESD5V0L7BAS	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm	SOT505-1								
PESD5V0L7BS	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1								

4. Marking

Table 5. Marking codes

Type number	Marking code
PESD5V0L7BAS	5V0L7B
PESD5V0L7BS	5V0L7BS

Low capacitance 7-fold bidirectional ESD protection diode arrays

5. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
Per diode					
P_{pp}	peak pulse power	8/20 μs pulse	<u>[1]</u> _	35	W
I _{pp}	peak pulse current	8/20 μs pulse	<u>[1]</u> _	2.5	Α
Tj	junction temperature		-	150	°C
T _{amb}	ambient temperature		-65	+150	°C
T _{stg}	storage temperature		-65	+150	°C

^[1] Non-repetitive current pulse 8/20 μ s exponentially decaying waveform according to IEC61000-4-5; see Figure 1.

Table 7. ESD maximum ratings


Symbol	Parameter	Conditions	Min	Max	Unit
ESD	electrostatic discharge capability	IEC 61000-4-2 (contact discharge)	<u>[1]</u> -	10	kV
		HBM MIL-STD883	-	10	kV

^[1] Device stressed with ten non-repetitive ElectroStatic Discharge (ESD) pulses; see Figure 2.

Table 8. ESD standards compliance

Standard	Conditions
IEC 61000-4-2, level 4 (ESD); see Figure 2	> 8 kV (contact)
HBM MIL-STD883, class 3	> 4 kV

Low capacitance 7-fold bidirectional ESD protection diode arrays








Fig 2. ElectroStatic Discharge (ESD) pulse waveform according to IEC 61000-4-2

Low capacitance 7-fold bidirectional ESD protection diode arrays

6. Characteristics


Table 9. Characteristics

T_{amb} = 25 °C unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Per diode						
V_{RWM}	reverse stand-off voltage		-	-	5	V
I_{RM}	reverse leakage current	V _{RWM} = 5 V; see <u>Figure 6</u>	-	3	25	nA
$V_{(CL)R}$	clamping voltage	$I_{pp} = 1 A$	<u>[1]</u> _	-	11	V
(OL)IX		$I_{pp} = 2.5 \text{ A}$	<u>[1]</u> _	-	17	V
$V_{(BR)}$	breakdown voltage	$I_R = 1 \text{ mA}$	7.2	7.6	7.9	V
r _{dif}	differential resistance	I _R = 1 mA	-	-	100	Ω
C _d	diode capacitance	$V_R = 0 \text{ V; } f = 1 \text{ MHz;}$ see Figure 5	-	8	10	pF

 $^{[1] \}quad \text{Non-repetitive current pulse 8/20} \ \mu \text{s exponentially decaying waveform according to IEC61000-4-5; see } \underline{\text{Figure 1}}.$

Low capacitance 7-fold bidirectional ESD protection diode arrays



 $T_{amb} = 25 \, ^{\circ}C$

Fig 3. Peak pulse power as a function of exponential pulse duration t_p; typical values





Fig 4. Relative variation of peak pulse power as a function of junction temperature; typical values



 $T_{amb} = 25 \, ^{\circ}C; f = 1 \, MHz$

Fig 5. Diode capacitance as a function of reverse voltage; typical values





Fig 6. Relative variation of reverse leakage current as a function of junction temperature; typical values

Low capacitance 7-fold bidirectional ESD protection diode arrays




Low capacitance 7-fold bidirectional ESD protection diode arrays

7. Application information

The PESD5V0L7BAS and the PESD5V0L7BS are designed for protection of up to seven bidirectional data lines from the damage caused by ElectroStatic Discharge (ESD) and surge pulses. The PESD5V0L7BAS and the PESD5V0L7BS may be used on lines whose signal polarities are above and below ground.

The PESD5V0L7BAS and the PESD5V0L7BS provide a surge capability of 35 W per line for a 8/20 μs waveform.



Circuit board layout and protection device placement:

Circuit board layout is critical for the suppression of ESD, EFT and surge transients. The following guidelines are recommended:


- 1. Place the protection device as close as possible to the input terminal or connector.
- 2. Minimize the path length between the protection device and the protected line.
- 3. Keep parallel signal paths to a minimum.
- 4. Avoid running protected conductors in parallel with unprotected conductors.
- 5. Minimize all printed-circuit board conductive loops including power and group loops.
- 6. Minimize the length of transient return paths to ground.
- 7. Avoid using shared return paths to a common ground point.
- 8. Ground planes should be used whenever possible.
- 9. Use vias for multilayer printed-circuit boards.

Low capacitance 7-fold bidirectional ESD protection diode arrays

Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm

SOT505-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.45 0.25	0.28 0.15	3.1 2.9	3.1 2.9	0.65	5.1 4.7	0.94	0.7 0.4	0.1	0.1	0.1	0.70 0.35	6° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT505-1					99-04-09 03-02-18	


Package outline SOT505-1 (TSSOP8) Fig 9.

PESD5V0L7BAS_BS_3

Low capacitance 7-fold bidirectional ESD protection diode arrays

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.20 0.19	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

REFERENCES			EUROPEAN	ISSUE DATE	
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
076E03	MS-012				99-12-27 03-02-18
		IEC JEDEC	IEC JEDEC JEITA	IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 10. Package outline SOT96-1 (SO8/MS-012)

Low capacitance 7-fold bidirectional ESD protection diode arrays

9. Packing information

Table 10. Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code.[1]

Type number	Package	Description	Packing qu	Packing quantity	
			1000	2500	
PESD5V0L7BAS	SOT505-1	8 mm pitch, 12 mm tape and reel	·-	-118	
PESD5V0L7BS	SOT96-1	8 mm pitch, 12 mm tape and reel	-115	-118	

^[1] For further information and the availability of packing methods, see $\underline{\text{Section 12}}.$

Low capacitance 7-fold bidirectional ESD protection diode arrays

10. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PESD5V0L7BAS_BS_3	20090820	Product data sheet	-	PESD5V0L7BAS_BS_2
Modifications:	 This data sheet was changed to reflect the new company name NXP Semiconductors, including new legal definitions and disclaimers. No changes were made to the technical content. Table 3 "Discrete pinning": amended 			
PESD5V0L7BAS_BS_2	20041125	Product data sheet	-	PESD5V0L7BS_1
PESD5V0L7BS_1	20040315	Product specification	-	-

Low capacitance 7-fold bidirectional ESD protection diode arrays

11. Legal information

11.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

11.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

11.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

11.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

12. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

NXP Semiconductors

PESD5V0L7BAS; PESD5V0L7BS

Low capacitance 7-fold bidirectional ESD protection diode arrays

13. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications 1
1.4	Quick reference data
2	Pinning information 2
3	Ordering information
4	Marking 2
5	Limiting values 3
6	Characteristics 5
7	Application information 8
8	Package outline 9
9	Packing information
10	Revision history
11	Legal information
11.1	Data sheet status
11.2	Definitions
11.3	Disclaimers
11.4	Trademarks
12	Contact information
13	Contents 14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2009.

All rights reserved.