
HB52F648EN-75B, HB52F649EN-75B

512 MB Unbuffered SDRAM DIMM, 133 MHz Memory Bus
(HB52F648EN) 64-Mword \times 64-bit, 2-Bank Module
(16 pcs of 32 M \times 8 Components)
(HB52F649EN) 64-Mword \times 72-bit, 2-Bank Module
(18 pcs of 32 M \times 8 Components)
PC133 SDRAM

ELPIDA

E0012H10 (1st edition)
(Previous ADE-203-1115A (Z))
Preliminary
Jan. 17, 2001

Description

The HB52F648EN, HB52F649EN belong to 8-byte DIMM (Dual In-line Memory Module) family, and have been developed as an optimized main memory solution for 8-byte processor applications. They are synchronous Dynamic RAM Module, mounted 256-Mbit SDRAMs (HM5225805BTT) sealed in TSOP package, and 1 piece of serial EEPROM (2-kbit) for Presence Detect (PD). The HB52F648EN is organized 32M \times 64 \times 2-bank mounted 16 pieces of 256-Mbit SDRAM. The HB52F649EN is organized 32M \times 72 \times 2-bank mounted 18 pieces of 256-Mbit SDRAM. An outline of the products is 168-pin socket type package (dual lead out). Therefore, they make high density mounting possible without surface mount technology. They provide common data inputs and outputs. Decoupling capacitors are mounted beside each TSOP on the module board.

Features

- Fully compatible with : JEDEC standard outline 8-byte DIMM
- 168-pin socket type package (dual lead out)
 - Outline: 133.37 mm (Length) \times 34.925 mm (Height) \times 4.00 mm (Thickness)
 - Lead pitch: 1.27 mm
- 3.3 V power supply
- Clock frequency: 133 MHz (max)
- LVTTTL interface

Preliminary: The specification of this device are subject to change without notice. Please contact your nearest Elpida Memory, Inc. regarding specification.

Elpida Memory, Inc. is a joint venture DRAM company of NEC Corporation and Hitachi, Ltd.

HB52F648EN/HB52F649EN-75B


- Data bus width : × 64 Non parity (HB52F648EN)
: × 72 ECC (HB52F649EN)
- Single pulsed $\overline{\text{RAS}}$
- 4 Banks can operates simultaneously and independently
- Burst read/write operation and burst read/single write operation capability
- Programmable burst length: 1/2/4/8
- 2 variations of burst sequence
 - Sequential
 - Interleave
- Programmable $\overline{\text{CE}}$ latency: 3 (133 MHz)
: 2 (100 MHz)
- Byte control by DQMB
- Refresh cycles: 8192 refresh cycles/64 ms
- 2 variations of refresh
 - Auto refresh
 - Self refresh

Ordering Information

Type No.	Frequency	$\overline{\text{CE}}$ latency	Package	Contact pad
HB52F648EN-75B* ¹	133 MHz	3	168-pin dual lead out socket type	Gold
HB52F649EN-75B* ¹	133 MHz	3		

Note: 1. 100 MHz operation at $\overline{\text{CE}}$ latency = 2.

Pin Arrangement



HB52F648EN/HB52F649EN-75B

(HB52F648EN)

Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
1	V _{SS}	43	V _{SS}	85	V _{SS}	127	V _{SS}
2	DQ0	44	NC	86	DQ32	128	CKE0
3	DQ1	45	$\overline{S2}$	87	DQ33	129	NC ($\overline{S3}$)* ²
4	DQ2	46	DQMB2	88	DQ34	130	DQMB6
5	DQ3	47	DQMB3	89	DQ35	131	DQMB7
6	V _{CC}	48	NC	90	V _{CC}	132	NC
7	DQ4	49	V _{CC}	91	DQ36	133	V _{CC}
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	NC	94	DQ39	136	NC
11	DQ8	53	NC	95	DQ40	137	NC
12	V _{SS}	54	V _{SS}	96	V _{SS}	138	V _{SS}
13	DQ9	55	DQ16	97	DQ41	139	DQ48
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ43	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	V _{CC}	101	DQ45	143	V _{CC}
18	V _{CC}	60	DQ20	102	V _{CC}	144	DQ52
19	DQ14	61	NC	103	DQ46	145	NC
20	DQ15	62	NC	104	DQ47	146	NC
21	NC	63	NC (CKE1)* ¹	105	NC	147	NC
22	NC	64	V _{SS}	106	NC	148	V _{SS}
23	V _{SS}	65	DQ21	107	V _{SS}	149	DQ53
24	NC	66	DQ22	108	NC	150	DQ54
25	NC	67	DQ23	109	NC	151	DQ55
26	V _{CC}	68	V _{SS}	110	V _{CC}	152	V _{SS}
27	\overline{W}	69	DQ24	111	\overline{CE}	153	DQ56
28	DQMB0	70	DQ25	112	DQMB4	154	DQ57
29	DQMB1	71	DQ26	113	DQMB5	155	DQ58
30	$\overline{S0}$	72	DQ27	114	NC ($\overline{S1}$)* ³	156	DQ59

HB52F648EN/HB52F649EN-75B

Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
31	NC	73	V _{CC}	115	\overline{RE}	157	V _{CC}
32	V _{SS}	74	DQ28	116	V _{SS}	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	A3	160	DQ62
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	V _{SS}	120	A7	162	V _{SS}
37	A8	79	CK2	121	A9	163	CK3
38	A10 (AP)	80	NC	122	BA0	164	NC
39	BA1	81	WP	123	A11	165	SA0
40	V _{CC}	82	SDA	124	V _{CC}	166	SA1
41	V _{CC}	83	SCL	125	CK1	167	SA2
42	CK0	84	V _{CC}	126	A12	168	V _{CC}

Notes: 1. $\overline{CKE1}$: HB52F648EN

2. $\overline{S3}$: HB52F648EN

3. $\overline{S1}$: HB52F648EN

HB52F648EN/HB52F649EN-75B

(HB52F649EN)

Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
1	V _{SS}	43	V _{SS}	85	V _{SS}	127	V _{SS}
2	DQ0	44	NC	86	DQ32	128	CKE0
3	DQ1	45	$\overline{S2}$	87	DQ33	129	NC ($\overline{S3}$)* ²
4	DQ2	46	DQMB2	88	DQ34	130	DQMB6
5	DQ3	47	DQMB3	89	DQ35	131	DQMB7
6	V _{CC}	48	NC	90	V _{CC}	132	NC
7	DQ4	49	V _{CC}	91	DQ36	133	V _{CC}
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	CB2	94	DQ39	136	CB6
11	DQ8	53	CB3	95	DQ40	137	CB7
12	V _{SS}	54	V _{SS}	96	V _{SS}	138	V _{SS}
13	DQ9	55	DQ16	97	DQ41	139	DQ48
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ43	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	V _{CC}	101	DQ45	143	V _{CC}
18	V _{CC}	60	DQ20	102	V _{CC}	144	DQ52
19	DQ14	61	NC	103	DQ46	145	NC
20	DQ15	62	NC	104	DQ47	146	NC
21	CB0	63	NC (CKE1)* ¹	105	CB4	147	NC
22	CB1	64	V _{SS}	106	CB5	148	V _{SS}
23	V _{SS}	65	DQ21	107	V _{SS}	149	DQ53
24	NC	66	DQ22	108	NC	150	DQ54
25	NC	67	DQ23	109	NC	151	DQ55
26	V _{CC}	68	V _{SS}	110	V _{CC}	152	V _{SS}
27	\overline{W}	69	DQ24	111	\overline{CE}	153	DQ56
28	DQMB0	70	DQ25	112	DQMB4	154	DQ57
29	DQMB1	71	DQ26	113	DQMB5	155	DQ58
30	$\overline{S0}$	72	DQ27	114	NC ($\overline{S1}$)* ³	156	DQ59
31	NC	73	V _{CC}	115	\overline{RE}	157	V _{CC}
32	V _{SS}	74	DQ28	116	V _{SS}	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	A3	160	DQ62

HB52F648EN/HB52F649EN-75B

Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	V _{SS}	120	A7	162	V _{SS}
37	A8	79	CK2	121	A9	163	CK3
38	A10 (AP)	80	NC	122	BA0	164	NC
39	BA1	81	WP	123	A11	165	SA0
40	V _{CC}	82	SDA	124	V _{CC}	166	SA1
41	V _{CC}	83	SCL	125	CK1	167	SA2
42	CK0	84	V _{CC}	126	A12	168	V _{CC}

- Notes: 1. CKE1: HB52F649EN
 2. $\overline{S3}$: HB52F649EN
 3. $\overline{S1}$: HB52F649EN

Pin Description (HB52F648EN)

Pin name	Function
A0 to A12	Address input — Row address A0 to A12 — Column address A0 to A9
BA0/BA1	Bank select address
DQ0 to DQ63	Data input/output
$\overline{S0}$ to $\overline{S3}$	Chip select input
\overline{RE}	Row enable (\overline{RAS}) input
\overline{CE}	Column enable (\overline{CAS}) input
\overline{W}	Write enable input
DQMB0 to DQMB7	Byte data mask
CK0 to CK3	Clock input
CKE0, CKE1	Clock enable input
WP	Write protect for serial PD
SDA	Data input/output for serial PD
SCL	Clock input for serial PD
SA0 to SA2	Serial address input
V _{CC}	Primary positive power supply
V _{SS}	Ground
NC	No connection

HB52F648EN/HB52F649EN-75B

Pin Description (HB52F649EN)

Pin name	Function
A0 to A12	Address input — Row address A0 to A12 — Column address A0 to A9
BA0/BA1	Bank select address
DQ0 to DQ63	Data input/output
CB0 to CB7	Check bit (Data input/output)
$\overline{S0}$ to $\overline{S3}$	Chip select input
\overline{RE}	Row enable (\overline{RAS}) input
\overline{CE}	Column enable (\overline{CAS}) input
\overline{W}	Write enable input
DQMB0 to DQMB7	Byte data mask
CK0 to CK3	Clock input
CKE0, CKE1	Clock enable input
WP	Write protect for serial PD
SDA	Data input/output for serial PD
SCL	Clock input for serial PD
SA0 to SA2	Serial address input
V_{CC}	Primary positive power supply
V_{SS}	Ground
NC	No connection

HB52F648EN/HB52F649EN-75B

Serial PD Matrix*¹

Byte No.	Function described	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Hex value	Comments
0	Number of bytes used by module manufacturer	1	0	0	0	0	0	0	0	80	128
1	Total SPD memory size	0	0	0	0	1	0	0	0	08	256 byte
2	Memory type	0	0	0	0	0	1	0	0	04	SDRAM
3	Number of row addresses bits	0	0	0	0	1	1	0	1	0D	13
4	Number of column addresses bits	0	0	0	0	1	0	1	0	0A	10
5	Number of banks	0	0	0	0	0	0	1	0	02	2
6	Module data width (HB52F648EN)	0	1	0	0	0	0	0	0	40	64
	(HB52F649EN)	0	1	0	0	1	0	0	0	48	72
7	Module data width (continued)	0	0	0	0	0	0	0	0	00	0 (+)
8	Module interface signal levels	0	0	0	0	0	0	0	1	01	LVTTTL
9	SDRAM cycle time (highest \overline{CE} latency) 7.5 ns	0	1	1	1	0	1	0	1	75	CL = 3
10	SDRAM access from Clock (highest \overline{CE} latency) 5.4 ns	0	1	0	1	0	1	0	0	54	
11	Module configuration type (HB52F648EN)	0	0	0	0	0	0	0	0	00	Non parity
	(HB52F649EN)	0	0	0	0	0	0	1	0	02	ECC
12	Refresh rate/type	1	0	0	0	0	0	1	0	82	Normal (7.8125 μ s) Self refresh
13	SDRAM width	0	0	0	0	1	0	0	0	08	32M \times 8
14	Error checking SDRAM width (HB52F648EN)	0	0	0	0	0	0	0	0	00	—
	(HB52F649EN)	0	0	0	0	1	0	0	0	08	\times 8
15	SDRAM device attributes: minimum clock delay for back-to-back random column addresses	0	0	0	0	0	0	0	1	01	1 CLK
16	SDRAM device attributes: Burst lengths supported	0	0	0	0	1	1	1	1	0F	1, 2, 4, 8

HB52F648EN/HB52F649EN-75B

Byte No.	Function described	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Hex value	Comments
17	SDRAM device attributes: number of banks on SDRAM device	0	0	0	0	0	1	0	0	04	4
18	SDRAM device attributes: \overline{CE} latency	0	0	0	0	0	1	1	0	06	2, 3
19	SDRAM device attributes: \overline{S} latency	0	0	0	0	0	0	0	1	01	0
20	SDRAM device attributes: \overline{W} latency	0	0	0	0	0	0	0	1	01	0
21	SDRAM module attributes	0	0	0	0	0	0	0	0	00	Non buffer
22	SDRAM device attributes: General	0	0	0	0	1	1	1	0	0E	$V_{CC} \pm 10\%$
23	SDRAM cycle time (2nd highest \overline{CE} latency) 10 ns	1	0	1	0	0	0	0	0	A0	CL = 2
24	SDRAM access from Clock (2nd highest \overline{CE} latency) 6 ns	0	1	1	0	0	0	0	0	60	
25	SDRAM cycle time (3rd highest \overline{CE} latency) Undefined	0	0	0	0	0	0	0	0	00	
26	SDRAM access from Clock (3rd highest \overline{CE} latency) Undefined	0	0	0	0	0	0	0	0	00	
27	Minimum row precharge time	0	0	0	1	0	1	0	0	14	20 ns
28	Row active to row active min	0	0	0	0	1	1	1	1	0F	15 ns
29	\overline{RE} to \overline{CE} delay min	0	0	0	1	0	1	0	0	14	20 ns
30	Minimum \overline{RE} pulse width	0	0	1	0	1	1	0	1	2D	45 ns
31	Density of each bank on module	0	1	0	0	0	0	0	0	40	2 bank 256 M byte
32	Address and command signal input setup time	0	0	0	1	0	1	0	1	15	1.5 ns
33	Address and command signal input hold time	0	0	0	0	1	0	0	0	08	0.8 ns
34	Data signal input setup time	0	0	0	1	0	1	0	1	15	1.5 ns
35	Data signal input hold time	0	0	0	0	1	0	0	0	08	0.8 ns
36 to 61	Superset information	0	0	0	0	0	0	0	0	00	Future use
62	SPD data revision code	0	0	0	0	0	0	1	0	02	JEDEC2

HB52F648EN/HB52F649EN-75B

Byte No.	Function described	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Hex value	Comments
63	Checksum for bytes 0 to 62 (HB52F648EN)	0	1	0	0	0	0	1	1	43	67
	(HB52F649EN)	0	1	0	1	0	1	0	1	55	85
64	Manufacturer's JEDEC ID code	0	0	0	0	0	1	1	1	07	HITACHI
65 to 71	Manufacturer's JEDEC ID code	0	0	0	0	0	0	0	0	00	
72	Manufacturing location	×	×	×	×	×	×	×	×	×	*2 (ASCII-8bit code)
73	Manufacturer's part number	0	1	0	0	1	0	0	0	48	H
74	Manufacturer's part number	0	1	0	0	0	0	1	0	42	B
75	Manufacturer's part number	0	0	1	1	0	1	0	1	35	5
76	Manufacturer's part number	0	0	1	1	0	0	1	0	32	2
77	Manufacturer's part number	0	1	0	0	0	1	1	0	46	F
78	Manufacturer's part number	0	0	1	1	0	1	1	0	36	6
79	Manufacturer's part number	0	0	1	1	0	1	0	0	34	4
80	Manufacturer's part number (HB52F648EN)	0	0	1	1	1	0	0	0	38	8
	(HB52F649EN)	0	0	1	1	1	0	0	1	39	9
81	Manufacturer's part number	0	1	0	0	0	1	0	1	45	E
82	Manufacturer's part number	0	1	0	0	1	1	1	0	4E	N
83	Manufacturer's part number	0	0	1	0	1	1	0	1	2D	—
84	Manufacturer's part number	0	0	1	1	0	1	1	1	37	7
85	Manufacturer's part number	0	0	1	1	0	1	0	1	35	5
86	Manufacturer's part number	0	1	0	0	0	0	1	0	42	B
87	Manufacturer's part number	0	0	1	0	0	0	0	0	20	(Space)
88	Manufacturer's part number	0	0	1	0	0	0	0	0	20	(Space)
89	Manufacturer's part number	0	0	1	0	0	0	0	0	20	(Space)
90	Manufacturer's part number	0	0	1	0	0	0	0	0	20	(Space)


HB52F648EN/HB52F649EN-75B

Byte No.	Function described	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Hex value	Comments
91	Revision code	0	0	1	1	0	0	0	0	30	Initial
92	Revision code	0	0	1	0	0	0	0	0	20	(Space)
93	Manufacturing date	×	×	×	×	×	×	×	×	xx	Year code (BCD)
94	Manufacturing date	×	×	×	×	×	×	×	×	xx	Week code (BCD)
95 to 98	Assembly serial number	*3									
99 to 125	Manufacturer specific data	—									
126	Reserved (Intel specification frequency)	0	1	1	0	0	1	0	0	64	
127	Reserved (Intel specification CE# latency support)	1	1	1	1	1	1	1	1	FF	


- Notes:
1. All serial PD data are not protected. 0: Serial data, "driven Low", 1: Serial data, "driven High"
 2. Byte72 is manufacturing location code. (ex: In case of Japan, byte72 is 4AH. 4AH shows "J" on ASCII code.)
 3. Bytes 95 through 98 are assembly serial number.
 4. All bits of 99 through 125 are not defined ("1" or "0").

HB52F648EN/HB52F649EN-75B

Block Diagram (HB52F648EN)



Block Diagram (HB52F649EN)



HB52F648EN/HB52F649EN-75B

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Note
Voltage on any pin relative to V_{SS}	V_T	-0.5 to $V_{CC} + 0.5$ (≤ 4.6 (max))	V	1
Supply voltage relative to V_{SS}	V_{CC}	-0.5 to +4.6	V	1
Short circuit output current	I_{out}	50	mA	
Power dissipation (HB52F648EN)	P_T	8.0	W	
Power dissipation (HB52F649EN)	P_T	9.0	W	
Operating temperature	T_{opr}	0 to +65	°C	
Storage temperature	T_{stg}	-55 to +125	°C	

Note: 1. Respect to V_{SS}

DC Operating Conditions ($T_a = 0$ to +65°C)

Parameter	Symbol	Min	Max	Unit	Notes
Supply voltage	V_{CC}	3.0	3.6	V	1, 2
	V_{SS}	0	0	V	3
Input high voltage	V_{IH}	2.0	$V_{CC} + 0.3$	V	1, 4
Input low voltage	V_{IL}	-0.3	0.8	V	1, 5

- Notes:
1. All voltage referred to V_{SS}
 2. The supply voltage with all V_{CC} pins must be on the same level.
 3. The supply voltage with all V_{SS} pins must be on the same level.
 4. V_{IH} (max) = $V_{CC} + 2.0$ V for pulth width ≤ 3 ns at V_{CC} .
 5. V_{IL} (min) = $V_{SS} - 2.0$ V for pulth width ≤ 3 ns at V_{SS} .


HB52F648EN/HB52F649EN-75B

V_{IL}/V_{IH} Clamp (Component characteristic)

This SDRAM component has V_{IL} and V_{IH} clamp for CK, CKE, \bar{S} , DQMB and DQ pins.

Minimum V_{IL} Clamp Current


V_{IL} (V)	I (mA)
-2	-32
-1.8	-25
-1.6	-19
-1.4	-13
-1.2	-8
-1	-4
-0.9	-2
-0.8	-0.6
-0.6	0
-0.4	0
-0.2	0
0	0



HB52F648EN/HB52F649EN-75B

Minimum V_{IH} Clamp Current


V_{IH} (V)	I (mA)
$V_{CC} + 2$	10
$V_{CC} + 1.8$	8
$V_{CC} + 1.6$	5.5
$V_{CC} + 1.4$	3.5
$V_{CC} + 1.2$	1.5
$V_{CC} + 1$	0.3
$V_{CC} + 0.8$	0
$V_{CC} + 0.6$	0
$V_{CC} + 0.4$	0
$V_{CC} + 0.2$	0
$V_{CC} + 0$	0



I_{OL}/I_{OH} Characteristics (Component characteristic)

Output Low Current (I_{OL})


Vout (V)	I_{OL}	
	Min (mA)	Max (mA)
0	0	0
0.4	27	71
0.65	41	108
0.85	51	134
1	58	151
1.4	70	188
1.5	72	194
1.65	75	203
1.8	77	209
1.95	77	212
3	80	220
3.45	81	223



HB52F648EN/HB52F649EN-75B

Output High Current (I_{OH}) ($T_a = 0$ to 65°C , $V_{CC} = 3.0$ V to 3.45 V, $V_{SS} = 0$ V)

Vout (V)	I_{OH}	
	Min (mA)	Max (mA)
3.45	—	-3
3.3	—	-28
3	0	-75
2.6	-21	-130
2.4	-34	-154
2	-59	-197
1.8	-67	-227
1.65	-73	-248
1.5	-78	-270
1.4	-81	-285
1	-89	-345
0	-93	-503



HB52F648EN/HB52F649EN-75B

DC Characteristics ($T_a = 0$ to 65°C , $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$) (HB52F648EN)

Parameter	Symbol	HB52F648EN-75B				Unit	Test conditions	Notes
		PC133 CE latency = 3		PC100 CE latency = 2				
		Min	Max	Min	Max			
Operating current	I_{CC1}	—	1120	—	1120	mA	Burst length = 1 $t_{RC} = \text{min}$	1, 2, 3
Standby current in power down	I_{CC2P}	—	48	—	48	mA	$\text{CKE} = V_{IL}$, $t_{CK} = 12 \text{ ns}$	6
Standby current in power down (input signal stable)	I_{CC2PS}	—	32	—	32	mA	$\text{CKE} = V_{IL}$, $t_{CK} = \infty$	7
Standby current in non power down	I_{CC2N}	—	320	—	320	mA	CKE , $\overline{\text{S}} = V_{IH}$, $t_{CK} = 12 \text{ ns}$	4
Active standby current in power down	I_{CC3P}	—	64	—	64	mA	$\text{CKE} = V_{IL}$, $t_{CK} = 12 \text{ ns}$	1, 2, 6
Active standby current in non power down	I_{CC3N}	—	480	—	480	mA	CKE , $\overline{\text{S}} = V_{IH}$, $t_{CK} = 12 \text{ ns}$	1, 2, 4
Burst operating current	I_{CC4}	—	1320	—	1040	mA	$t_{CK} = \text{min}$, $\text{BL} = 4$	1, 2, 5
Refresh current	I_{CC5}	—	2000	—	2000	mA	$t_{RC} = \text{min}$	3
Self refresh current	I_{CC6}	—	48	—	48	mA	$V_{IH} \geq V_{CC} - 0.2 \text{ V}$ $V_{IL} \leq 0.2 \text{ V}$	8
Input leakage current	I_{LI}	-10	10	-10	10	μA	$0 \leq V_{in} \leq V_{CC}$	
Output leakage current	I_{LO}	-10	10	-10	10	μA	$0 \leq V_{out} \leq V_{CC}$ DQ = disable	
Output high voltage	V_{OH}	2.4	—	2.4	—	V	$I_{OH} = -4 \text{ mA}$	
Output low voltage	V_{OL}	—	0.4	—	0.4	V	$I_{OL} = 4 \text{ mA}$	

- Notes:
1. I_{CC} depends on output load condition when the device is selected. $I_{CC}(\text{max})$ is specified at the output open condition.
 2. One bank operation.
 3. Input signals are changed once per one clock.
 4. Input signals are changed once per two clocks.
 5. Input signals are changed once per four clocks.
 6. After power down mode, CK operating current.
 7. After power down mode, no CK operating current.
 8. After self refresh mode set, self refresh current.

HB52F648EN/HB52F649EN-75B

DC Characteristics ($T_a = 0$ to 65°C , $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$) (HB52F649EN)

Parameter	Symbol	HB52F649EN-75B				Unit	Test conditions	Notes
		PC133 CE latency = 3		PC100 CE latency = 2				
		Min	Max	Min	Max			
Operating current	I_{CC1}	—	1260	—	1260	mA	Burst length = 1 $t_{RC} = \text{min}$	1, 2, 3
Standby current in power down	I_{CC2P}	—	54	—	54	mA	$\text{CKE} = V_{IL}$, $t_{CK} = 12 \text{ ns}$	6
Standby current in power down (input signal stable)	I_{CC2PS}	—	36	—	36	mA	$\text{CKE} = V_{IL}$, $t_{CK} = \infty$	7
Standby current in non power down	I_{CC2N}	—	360	—	360	mA	CKE , $\overline{\text{S}} = V_{IH}$, $t_{CK} = 12 \text{ ns}$	4
Active standby current in power down	I_{CC3P}	—	72	—	72	mA	$\text{CKE} = V_{IL}$, $t_{CK} = 12 \text{ ns}$	1, 2, 6
Active standby current in non power down	I_{CC3N}	—	540	—	540	mA	CKE , $\overline{\text{S}} = V_{IH}$, $t_{CK} = 12 \text{ ns}$	1, 2, 4
Burst operating current	I_{CC4}	—	1485	—	1170	mA	$t_{CK} = \text{min}$, $\text{BL} = 4$	1, 2, 5
Refresh current	I_{CC5}	—	2250	—	2250	mA	$t_{RC} = \text{min}$	3
Self refresh current	I_{CC6}	—	54	—	54	mA	$V_{IH} \geq V_{CC} - 0.2 \text{ V}$ $V_{IL} \leq 0.2 \text{ V}$	8
Input leakage current	I_{LI}	-10	10	-10	10	μA	$0 \leq V_{in} \leq V_{CC}$	
Output leakage current	I_{LO}	-10	10	-10	10	μA	$0 \leq V_{out} \leq V_{CC}$ DQ = disable	
Output high voltage	V_{OH}	2.4	—	2.4	—	V	$I_{OH} = -4 \text{ mA}$	
Output low voltage	V_{OL}	—	0.4	—	0.4	V	$I_{OL} = 4 \text{ mA}$	

- Notes:
- I_{CC} depends on output load condition when the device is selected. $I_{CC}(\text{max})$ is specified at the output open condition.
 - One bank operation.
 - Input signals are changed once per one clock.
 - Input signals are changed once per two clocks.
 - Input signals are changed once per four clocks.
 - After power down mode, CK operating current.
 - After power down mode, no CK operating current.
 - After self refresh mode set, self refresh current.

HB52F648EN/HB52F649EN-75B

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$) (HB52F648EN)

Parameter	Symbol	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	105	pF	1, 2, 4
Input capacitance (\overline{RE} , \overline{CE} , \overline{W})	C_{I2}	90	pF	1, 2, 4
Input capacitance (CKE)	C_{I3}	68	pF	1, 2, 4
Input capacitance (\overline{S})	C_{I4}	38	pF	1, 2, 4
Input capacitance (CK)	C_{I5}	50	pF	1, 2, 4
Input capacitance (DQMB)	C_{I6}	23	pF	1, 2, 4
Input/Output capacitance (DQ)	$C_{I/O1}$	22	pF	1, 2, 3, 4

- Notes:
1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. Measurement condition: $f = 1\text{ MHz}$, 1.4 V bias, 200 mV swing.
 3. $DQMB = V_{IH}$ to disable Data-out.
 4. This parameter is sampled and not 100% tested.

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$) (HB52F649EN)

Parameter	Symbol	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	112	pF	1, 2, 4
Input capacitance (\overline{RE} , \overline{CE} , \overline{W})	C_{I2}	97	pF	1, 2, 4
Input capacitance (CKE)	C_{I3}	70	pF	1, 2, 4
Input capacitance (\overline{S})	C_{I4}	40	pF	1, 2, 4
Input capacitance (CK)	C_{I5}	50	pF	1, 2, 4
Input capacitance (DQMB)	C_{I6}	27	pF	1, 2, 4
Input/Output capacitance (DQ)	$C_{I/O1}$	22	pF	1, 2, 3, 4

- Notes:
1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. Measurement condition: $f = 1\text{ MHz}$, 1.4 V bias, 200 mV swing.
 3. $DQMB = V_{IH}$ to disable Data-out.
 4. This parameter is sampled and not 100% tested.

HB52F648EN/HB52F649EN-75B

AC Characteristics (Ta = 0 to 65°C, V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0 V)


Parameter	Symbol	HB52F648EN/649EN-75B						Unit	Notes
		PC100		PC133		PC100			
		Symbol	Min	Max	Min	Max	Min		
System clock cycle time	t _{CK}	Tclk	7.5	—	10	—	ns	1	
CK high pulse width	t _{CKH}	Tch	2.5	—	3	—	ns	1	
CK low pulse width	t _{CKL}	Tcl	2.5	—	3	—	ns	1	
Access time from CK	t _{AC}	Tac	—	5.4	—	6	ns	1, 2	
Data-out hold time	t _{OH}	Toh	2.7	—	3	—	ns	1, 2	
CK to Data-out low impedance	t _{LZ}		2	—	2	—	ns	1, 2, 3	
CK to Data-out high impedance	t _{HZ}		—	5.4	—	6	ns	1, 4	
Data-in setup time	t _{DS}	Tsi	1.5	—	2	—	ns	1	
Data in hold time	t _{DH}	Thi	0.8	—	1	—	ns	1	
Address setup time	t _{AS}	Tsi	1.5	—	2	—	ns	1	
Address hold time	t _{AH}	Thi	0.8	—	1	—	ns	1	
CKE setup time	t _{CES}	Tsi	1.5	—	2	—	ns	1, 5	
CKE setup time for power down exit	t _{CESP}	Tpde	1.5	—	2	—	ns	1	
CKE hold time	t _{CEH}	Thi	0.8	—	1	—	ns	1	
Command setup time	t _{CS}	Tsi	1.5	—	2	—	ns	1	
Command hold time	t _{CH}	Thi	0.8	—	1	—	ns	1	
Ref/Active to Ref/Active command period	t _{RC}	Trc	67.5	—	70	—	ns	1	
Active to precharge command period	t _{RAS}	Tras	45	120000	50	120000	ns	1	
Active command to column command (same bank)	t _{RCD}	Trcd	20	—	20	—	ns	1	
Precharge to active command period	t _{RP}	Trp	20	—	20	—	ns	1	
Write recovery or data-in to precharge lead time	t _{DPL}	Tdpl	15	—	20	—	ns	1	
Active (a) to Active (b) command period	t _{RRD}	Trrd	15	—	20	—	ns	1	
Transition time (rise to fall)	t _T		1	5	1	5	ns		
Refresh period	t _{REF}		—	64	—	64	ms		

HB52F648EN/HB52F649EN-75B

- Notes:
1. AC measurement assumes $t_r = 1$ ns. Reference level for timing of input signals is 1.5 V.
 2. Access time is measured at 1.5 V. Load condition is $C_L = 50$ pF.
 3. t_{LZ} (max) defines the time at which the outputs achieves the low impedance state.
 4. t_{HZ} (max) defines the time at which the outputs achieves the high impedance state.
 5. t_{CES} defines CKE setup time to CK rising edge except power down exit command.

Test Conditions

- Input and output timing reference levels: 1.5 V
- Input waveform and output load: See following figures



HB52F648EN/HB52F649EN-75B

Relationship Between Frequency and Minimum Latency

Parameter	HB52F648EN/649EN-75B				
			133	100	
Frequency (MHz)			CE latency = 3	CE latency = 2	
t_{CK} (ns)	Symbol	PC100 Symbol	7.5	10	Notes
Active command to column command (same bank)	I_{RCD}		3	2	1
Active command to active command (same bank)	I_{RC}		9	7	= [$I_{RAS} + I_{RP}$] 1
Active command to precharge command (same bank)	I_{RAS}		6	5	1
Precharge command to active command (same bank)	I_{RP}		3	2	1
Write recovery or data-in to precharge command (same bank)	I_{DPL}	Tdpl	2	2	1
Active command to active command (different bank)	I_{RRD}		2	2	1
Self refresh exit time	I_{SREX}	Tsrx	1	1	2
Last data in to active command (Auto precharge, same bank)	I_{APW}	Tdal	5	4	= [$I_{DPL} + I_{RP}$]
Self refresh exit to command input	I_{SEC}		9	7	= [I_{RC}] 3
Precharge command to high impedance	I_{HZP}	Troh	3	2	
Last data out to active command (auto precharge) (same bank)	I_{APR}		1	1	
Last data out to precharge (early precharge)	I_{EP}		-2	-1	
Column command to column command	I_{CCD}	Tccd	1	1	
Write command to data in latency	I_{WCD}	Tdwd	0	0	
DQMB to data in	I_{DID}	Tdqm	0	0	
DQMB to data out	I_{DOD}	Tdqz	2	2	
CKE to CK disable	I_{CLE}	Tcke	1	1	
Register set to active command	I_{RSA}	Tmrd	1	1	
\bar{S} to command disable	I_{CDD}		0	0	
Power down exit to command input	I_{PEC}		1	1	

- Notes: 1. I_{RCD} to I_{RRD} are recommended value.
2. Be valid [DSEL] or [NOP] at next command of self refresh exit.
3. Except [DSEL] and [NOP]

Pin Functions

CK0 to CK3 (input pin): CK is the master clock input to this pin. The other input signals are referred at CK rising edge.

$\overline{S0}$ to $\overline{S3}$ (input pin): When \overline{S} is Low, the command input cycle becomes valid. When \overline{S} is High, all inputs are ignored. However, internal operations (bank active, burst operations, etc.) are held.

\overline{RE} , \overline{CE} and \overline{W} (input pins): Although these pin names are the same as those of conventional DRAMs, they function in a different way. These pins define operation commands (read, write, etc.) depending on the combination of their voltage levels. For details, refer to the command operation section.

A0 to A12 (input pins): Row address (AX0 to AX12) is determined by A0 to A12 level at the bank active command cycle CK rising edge. Column address (AY0 to AY9) is determined by A0 to A9 level at the read or write command cycle CK rising edge. And this column address becomes burst access start address. A10 defines the precharge mode. When A10 = High at the precharge command cycle, all banks are precharged. But when A10 = Low at the precharge command cycle, only the bank that is selected by BA0/BA1 (BS) is precharged.

BA0/BA1 (input pin): BA0/BA1 are bank select signal (BS). The memory array is divided into bank 0, bank 1, bank 2 and bank 3. If BA1 is Low and BA0 is Low, bank 0 is selected. If BA1 is High and BA0 is Low, bank 1 is selected. If BA1 is Low and BA0 is High, bank 2 is selected. If BA1 is High and BA0 is High, bank 3 is selected.

CKE0, CKE1 (input pin): This pin determines whether or not the next CK is valid. If CKE is High, the next CK rising edge is valid. If CKE is Low, the next CK rising edge is invalid. This pin is used for power-down and clock suspend modes.

DQMB0 to DQMB7 (input pins): Read operation: If DQMB is High, the output buffer becomes High-Z. If the DQMB is Low, the output buffer becomes Low-Z.

Write operation: If DQMB is High, the previous data is held (the new data is not written). If DQMB is Low, the data is written.

DQ0 to DQ63 (input/output pins): Data is input to and output from these pins.

CB0 to CB7 (input/output pins): Data is input to and output from these pins.

V_{CC} (power supply pins): 3.3 V is applied.


V_{SS} (power supply pins): Ground is connected.

HB52F648EN/HB52F649EN-75B

Detailed Operation Part

Refer to the HM5225165B/HM5225805B/HM5225405B-75/A6/B6 datasheet.

Physical Outline



Cautions

1. Elpida Memory, Inc. neither warrants nor grants licenses of any rights of Elpida Memory, Inc.'s or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Elpida Memory, Inc. bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, contact Elpida Memory, Inc. before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Elpida Memory, Inc. particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. product does not cause bodily injury, fire or other consequential damage due to operation of the Elpida Memory, Inc. product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Elpida Memory, Inc..
7. Contact Elpida Memory, Inc. for any questions regarding this document or Elpida Memory, Inc. semiconductor products.

© Elpida Memory, Inc. 2001