



CY7C1354DV25, CY7C1356DV25

9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL™ Architecture

Features

- Pin compatible with and functionally equivalent to ZBT™
- Supports 250 MHz bus operations with zero wait states
- Available speed grades are 250, 200, and 166 MHz
- Internally self timed output buffer control to eliminate the need to use asynchronous OE
- Fully registered (inputs and outputs) for pipelined operation
- Byte Write capability
- Single 2.5V power supply (V_{DD})
- Fast clock-to-output times
 - 2.8 ns (for 250 MHz device)
- Clock Enable (\overline{CEN}) pin to suspend operation
- Synchronous self timed writes
- Available in Pb-free 100-pin TQFP package, Pb-free and non Pb-free 119-ball BGA package, and 165-ball FBGA package
- IEEE 1149.1 JTAG compatible boundary scan
- Burst capability—linear or interleaved burst order
- “ZZ” Sleep mode and Stop Clock options

Functional Description

The CY7C1354DV25 and CY7C1356DV25 are 2.5V, 256K x 36 and 512K x 18 Synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL™) logic, respectively. They are designed to support unlimited true back to back read and write operations with no wait states. The CY7C1354DV25 and CY7C1356DV25 are equipped with the advanced (NoBL) logic required to enable consecutive read and write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent write and read transitions. The CY7C1354DV25 and CY7C1356DV25 are pin compatible with and functionally equivalent to ZBT devices.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (\overline{CEN}) signal, which when deasserted suspends operation and extends the previous clock cycle.


Write operations are controlled by the Byte Write Selects (BW_a – BW_d for CY7C1354DV25 and BW_a – BW_b for CY7C1356DV25) and a Write Enable (\overline{WE}) input. All writes are conducted with on-chip synchronous self timed write circuitry.

Three synchronous Chip Enables (\overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3) and an asynchronous Output Enable (\overline{OE}) provide easy bank selection and output tri-state control. To avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence. For best practices recommendations, please refer to the Cypress application note *System Design Guidelines* on www.cypress.com.


Selection Guide

| Description | 250 MHz | 200 MHz | 166 MHz | Unit |
|------------------------------|---------|---------|---------|------|
| Maximum Access Time | 2.8 | 3.2 | 3.5 | ns |
| Maximum Operating Current | 250 | 220 | 180 | mA |
| Maximum CMOS Standby Current | 40 | 40 | 40 | mA |

Logic Block Diagram – CY7C1354DV25 (256K x 36)




Logic Block Diagram – CY7C1356DV25 (512K x 18)



Pin Configuration

The pin configuration for CY7C1354DV25 and CY7C1356DV25 follow.

100-Pin TQFP Pinout



Pin Configuration (continued)

The pin configuration for CY7C1354DV25 and CY7C1356DV25 follow.

119-Ball BGA Pinout CY7C1354DV25 (256K x 36)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|----------|------------------|------------------|-----------------|-----------------|-----------------|------------------|------------------|
| A | V _{DDQ} | A | A | NC/18M | A | A | V _{DDQ} |
| B | NC/576M | CE ₂ | A | ADV/LD | A | CE ₃ | NC |
| C | NC/1G | A | A | V _{DD} | A | A | NC |
| D | DQ _c | DQP _c | V _{SS} | NC | V _{SS} | DQP _b | DQ _b |
| E | DQ _c | DQ _c | V _{SS} | CE ₁ | V _{SS} | DQ _b | DQ _b |
| F | V _{DDQ} | DQ _c | V _{SS} | OE | V _{SS} | DQ _b | V _{DDQ} |
| G | DQ _c | DQ _c | BW _c | A | BW _b | DQ _b | DQ _b |
| H | DQ _c | DQ _c | V _{SS} | WE | V _{SS} | DQ _b | DQ _b |
| J | V _{DDQ} | V _{DD} | NC | V _{DD} | NC | V _{DD} | V _{DDQ} |
| K | DQ _d | DQ _d | V _{SS} | CLK | V _{SS} | DQ _a | DQ _a |
| L | DQ _d | DQ _d | BW _d | NC | BW _a | DQ _a | DQ _a |
| M | V _{DDQ} | DQ _d | V _{SS} | CEN | V _{SS} | DQ _a | V _{DDQ} |
| N | DQ _d | DQ _d | V _{SS} | A1 | V _{SS} | DQ _a | DQ _a |
| P | DQ _d | DQP _d | V _{SS} | A0 | V _{SS} | DQP _a | DQ _a |
| R | NC/144M | A | MODE | V _{DD} | NC | A | NC/288M |
| T | NC | NC/72M | A | A | A | NC/36M | ZZ |
| U | V _{DDQ} | TMS | TDI | TCK | TDO | NC | V _{DDQ} |

119-Ball BGA Pinout CY7C1356DV25 (512K x 18)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|----------|------------------|------------------|-----------------|-----------------|-----------------|------------------|------------------|
| A | V _{DDQ} | A | A | NC/18M | A | A | V _{DDQ} |
| B | NC/576M | CE ₂ | A | ADV/LD | A | CE ₃ | NC |
| C | NC/1G | A | A | V _{DD} | A | A | NC |
| D | DQ _b | NC | V _{SS} | NC | V _{SS} | DQP _a | NC |
| E | NC | DQ _b | V _{SS} | CE ₁ | V _{SS} | NC | DQ _a |
| F | V _{DDQ} | NC | V _{SS} | OE | V _{SS} | DQ _a | V _{DDQ} |
| G | NC | DQ _b | BW _b | A | V _{SS} | NC | DQ _a |
| H | DQ _b | NC | V _{SS} | WE | V _{SS} | DQ _a | NC |
| J | V _{DDQ} | V _{DD} | NC | V _{DD} | NC | V _{DD} | V _{DDQ} |
| K | NC | DQ _b | V _{SS} | CLK | V _{SS} | NC | DQ _a |
| L | DQ _b | NC | V _{SS} | NC | BW _a | DQ _a | NC |
| M | V _{DDQ} | DQ _b | V _{SS} | CEN | V _{SS} | NC | V _{DDQ} |
| N | DQ _b | NC | V _{SS} | A1 | V _{SS} | DQ _a | NC |
| P | NC | DQP _b | V _{SS} | A0 | V _{SS} | NC | DQ _a |
| R | NC/144M | A | MODE | V _{DD} | NC | A | NC/288M |
| T | NC/72M | A | A | NC/36M | A | A | ZZ |
| U | V _{DDQ} | TMS | TDI | TCK | TDO | NC | V _{DDQ} |

Pin Configuration (continued)

The pin configuration for CY7C1354DV25 and CY7C1356DV25 follow.

165-Ball FBGA Pinout CY7C1354DV25 (256K x 36)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|------------------|-----------------|-------------------|-------------------|-------------------|-------------------|------------------|-----------------|------------------|-----------------|------------------|
| A | NC/576M | A | \overline{CE}_1 | \overline{BW}_c | \overline{BW}_b | \overline{CE}_3 | \overline{CEN} | ADV/LD | A | A | NC |
| B | NC/1G | A | CE_2 | \overline{BW}_d | \overline{BW}_a | CLK | \overline{WE} | \overline{OE} | NC/18M | A | NC |
| C | DQP _c | NC | V _{DDQ} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{DDQ} | NC | DQP _b |
| D | DQ _c | DQ _c | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _b | DQ _b |
| E | DQ _c | DQ _c | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _b | DQ _b |
| F | DQ _c | DQ _c | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _b | DQ _b |
| G | DQ _c | DQ _c | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _b | DQ _b |
| H | NC | NC | NC | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | NC | NC | ZZ |
| J | DQ _d | DQ _d | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _a | DQ _a |
| K | DQ _d | DQ _d | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _a | DQ _a |
| L | DQ _d | DQ _d | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _a | DQ _a |
| M | DQ _d | DQ _d | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _a | DQ _a |
| N | DQP _d | NC | V _{DDQ} | V _{SS} | NC | NC | NC | V _{SS} | V _{DDQ} | NC | DQP _a |
| P | NC/144M | NC/72M | A | A | TDI | A1 | TDO | A | A | A | NC/288M |
| R | MODE | NC/36M | A | A | TMS | A0 | TCK | A | A | A | A |

165-Ball FBGA Pinout CY7C1356DV25 (512K x 18)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|------------------|-----------------|-------------------|-------------------|-------------------|-------------------|------------------|-----------------|------------------|-----------------|------------------|
| A | NC/576M | A | \overline{CE}_1 | \overline{BW}_b | NC | \overline{CE}_3 | \overline{CEN} | ADV/LD | A | A | A |
| B | NC/1G | A | CE_2 | NC | \overline{BW}_a | CLK | \overline{WE} | \overline{OE} | NC/18M | A | NC |
| C | NC | NC | V _{DDQ} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{DDQ} | NC | DQP _a |
| D | NC | DQ _b | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | NC | DQ _a |
| E | NC | DQ _b | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | NC | DQ _a |
| F | NC | DQ _b | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | NC | DQ _a |
| G | NC | DQ _b | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | NC | DQ _a |
| H | NC | NC | NC | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | NC | NC | ZZ |
| J | DQ _b | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _a | NC |
| K | DQ _b | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _a | NC |
| L | DQ _b | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _a | NC |
| M | DQ _b | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _a | NC |
| N | DQP _b | NC | V _{DDQ} | V _{SS} | NC | NC | NC | V _{SS} | V _{DDQ} | NC | NC |
| P | NC/144M | NC/72M | A | A | TDI | A1 | TDO | A | A | A | NC/288M |
| R | MODE | NC/36M | A | A | TMS | A0 | TCK | A | A | A | A |

Pin Definitions

| Pin Name | IO | Pin Description |
|--|--------------------------------|--|
| A0 A1 A | Input-Synchronous | Address Inputs used to Select One of the Address Locations. Sampled at the rising edge of the CLK. |
| $\overline{BW}_a, \overline{BW}_b,$ $\overline{BW}_c, \overline{BW}_d,$ | Input-Synchronous | Byte Write Select Inputs, Active LOW. Qualified with \overline{WE} to conduct writes to the SRAM. Sampled on the rising edge of CLK. \overline{BW}_a controls DQ_a and DQP_a , \overline{BW}_b controls DQ_b and DQP_b , \overline{BW}_c controls DQ_c and DQP_c , \overline{BW}_d controls DQ_d and DQP_d . |
| \overline{WE} | Input-Synchronous | Write Enable Input, Active LOW. Sampled on the rising edge of CLK if \overline{CEN} is active LOW. This signal must be asserted LOW to initiate a write sequence. |
| ADV/ \overline{LD} | Input-Synchronous | Advance or Load Input used to Advance the On-Chip Address Counter or Load a New Address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address. |
| CLK | Input-Clock | Clock Input. Used to capture all synchronous inputs to the device. CLK is qualified with \overline{CEN} . CLK is only recognized if CEN is active LOW. |
| \overline{CE}_1 | Input-Synchronous | Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_2 and \overline{CE}_3 to select and deselect the device. |
| \overline{CE}_2 | Input-Synchronous | Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and \overline{CE}_3 to select and deselect the device. |
| \overline{CE}_3 | Input-Synchronous | Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and \overline{CE}_2 to select and deselect the device. |
| \overline{OE} | Input-Asynchronous | Output Enable, Active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. \overline{OE} is masked during the data portion of a Write sequence, during the first clock when emerging from a deselected state and when the device is deselected. |
| \overline{CEN} | Input-Synchronous | Clock Enable Input, Active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Because deasserting \overline{CEN} does not deselect the device, \overline{CEN} can be used to extend the previous cycle when required. |
| DQ_s | I/O-Synchronous | Bidirectional Data I/O Lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by \overline{a} addresses during the previous clock rise of the read cycle. The direction of the pins is controlled by \overline{OE} and the internal control logic. When \overline{OE} is asserted LOW, the pins can behave as outputs. When HIGH, DQ_a – DQ_d are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of \overline{OE} . |
| DQP_x | I/O-Synchronous | Bidirectional Data Parity I/O Lines. Functionally, these signals are identical to $DQ_{[a:d]}$. During write sequences, DQP_a is controlled by \overline{BW}_a , DQP_b is controlled by \overline{BW}_b , DQP_c is controlled by \overline{BW}_c , and DQP_d is controlled by \overline{BW}_d . |
| MODE | Input Strap Pin | Mode Input. Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE is default HIGH, to an interleaved burst order. |
| TDO | JTAG Serial Output Synchronous | Serial Data-Out to the JTAG Circuit. Delivers data on the negative edge of TCK. |
| TDI | JTAG Serial Input Synchronous | Serial Data-In to the JTAG Circuit. Sampled on the rising edge of TCK. |

Pin Definitions (continued)

| Pin Name | IO | Pin Description |
|------------------------------------|------------------------------|--|
| TMS | Test Mode Select Synchronous | Controls the Test Access Port State Machine. Sampled on the rising edge of TCK. |
| TCK | JTAG-Clock | Clock Input to the JTAG Circuitry. |
| V _{DD} | Power Supply | Power Supply Inputs to the Core of the Device. |
| V _{DDQ} | I/O Power Supply | Power Supply for the I/O Circuitry. |
| V _{SS} | Ground | Ground for the Device. Should be connected to ground of the system. |
| NC | – | No Connects. This pin is not connected to the die. |
| NC (18, 36, 72, 144, 288, 576, 1G) | – | These Pins are not Connected. They will be used for expansion to the 18M, 36M, 72M, 144M 288M, 576M, and 1G densities. |
| ZZ | Input-Asynchronous | ZZ “sleep” Input. This active HIGH input places the device in a non-time critical “sleep” condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down. |

Functional Overview

The CY7C1354DV25 and CY7C1356DV25 are synchronous pipelined Burst NoBL SRAMs designed specifically to eliminate wait states during Write/Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with $\overline{\text{CEN}}$. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CO}) is 2.8 ns (250 MHz device).

Accesses are initiated by asserting all three Chip Enables ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$) active at the rising edge of the clock. If Clock Enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device is latched. The access can either be a read or write operation, depending on the status of the Write Enable ($\overline{\text{WE}}$). $\text{BW}_{[\text{d}:\text{a}]}$ can be used to conduct Byte Write operations.

Write operations are qualified by the Write Enable ($\overline{\text{WE}}$). All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous Chip Enables ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$) and an asynchronous Output Enable ($\overline{\text{OE}}$) simplify depth expansion. All operations (reads, writes, and deselections) are pipelined. ADV/LD must be driven LOW when the device is deselected to load a new address for the next operation.

Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ are ALL asserted active, (3) the Write Enable input

signal $\overline{\text{WE}}$ is deasserted HIGH, and (4) $\overline{\text{ADV/LD}}$ is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus within 2.8 ns (250 MHz device) provided $\overline{\text{OE}}$ is active LOW. After the first clock of the read access the output buffers are controlled by $\overline{\text{OE}}$ and the internal control logic. $\overline{\text{OE}}$ must be driven LOW for the device to drive out the requested data. During the second clock, a subsequent operation (read, write, and deselect) is initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output tri-states following the next clock rise.

Burst Read Accesses

The CY7C1354DV25 and CY7C1356DV25 have an on-chip burst counter that provides the ability to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/LD must be driven LOW to load a new address into the SRAM, as described in the [Single Read Accesses](#) section. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and wraps around when incremented sufficiently. A HIGH input on ADV/LD increments the internal burst counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE₁, CE₂, and CE₃ are ALL asserted active, and (3) the write signal WE is asserted LOW. The address presented to A₀∠A₁₆ is loaded into the Address Register. The write signals are latched into the Control Logic block.

On the subsequent clock rise the data lines are automatically tri-stated regardless of the state of the OE input signal. This allows the external logic to present the data on DQ and DQP (DQ_{a,b,c,d}/DQP_{a,b,c,d} for CY7C1354DV25 and DQ_{a,b}/DQP_{a,b} for CY7C1356DV25). In addition, the address for the subsequent access (read, write, and deselect) is latched into the address register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQ and DQP (DQ_{a,b,c,d}/DQP_{a,b,c,d} for CY7C1354DV25 and DQ_{a,b}/DQP_{a,b} for CY7C1356DV25) (or a subset for byte write operations, see [Write Cycle Description](#) tables for details) inputs is latched into the device and the write is complete.

The data written during the write operation is controlled by BW (BW_{a,b,c,d} for CY7C1354DV25 and BW_{a,b} for CY7C1356DV25) signals. The CY7C1354DV25/CY7C1356DV25 provides Byte Write capability that is described in the [Write Cycle Description](#) tables. Asserting the Write Enable input (WE) with the selected Byte Write Select (BW) input selectively writes to only the desired bytes. Bytes not selected during a Byte Write operation remains unaltered. A synchronous self timed write mechanism is provided to simplify the write operations. Byte Write capability is included to greatly simplify read, modify, and write sequences, which can be reduced to simple Byte Write operations.

Because the CY7C1354DV25 and CY7C1356DV25 are common I/O devices, data should not be driven into the device while the outputs are active. The Output Enable (OE) can be deasserted HIGH before presenting data to the DQ and DQP (DQ_{a,b,c,d}/DQP_{a,b,c,d} for CY7C1354DV25 and DQ_{a,b}/DQP_{a,b} for CY7C1356DV25) inputs. Doing so tri-states the output drivers. As a safety precaution, DQ and DQP (DQ_{a,b,c,d}/DQP_{a,b,c,d} for CY7C1354DV25 and DQ_{a,b}/DQP_{a,b} for CY7C1356DV25) are automatically tri-stated during the data portion of a write cycle, regardless of the state of OE.

Burst Write Accesses

The CY7C1354DV25 and CY7C1356DV25 has an on-chip burst counter that provides the ability to supply a single address and conduct up to four WRITE operations without reasserting the address inputs. ADV/LD must be driven LOW to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE₁, CE₂, and CE₃) and WE inputs are ignored and the burst counter is incremented. The correct BW (BW_{a,b,c,d} for CY7C1354DV25 and BW_{a,b} for CY7C1356DV25) inputs must be driven in each cycle of the burst write to write the correct bytes of data.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation “sleep” mode. Two clock cycles are required to enter into or exit from this “sleep” mode. When in this mode, data integrity is guaranteed. Accesses pending when entering the “sleep” mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the “sleep” mode. CE₁, CE₂, and CE₃, must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table (MODE = Floating or V_{DD})

| First Address | Second Address | Third Address | Fourth Address |
|---------------|----------------|---------------|----------------|
| A1,A0 | A1,A0 | A1,A0 | A1,A0 |
| 00 | 01 | 10 | 11 |
| 01 | 00 | 11 | 10 |
| 10 | 11 | 00 | 01 |
| 11 | 10 | 01 | 00 |

Linear Burst Address Table (MODE = GND)

| First Address | Second Address | Third Address | Fourth Address |
|---------------|----------------|---------------|----------------|
| A1,A0 | A1,A0 | A1,A0 | A1,A0 |
| 00 | 01 | 10 | 11 |
| 01 | 10 | 11 | 00 |
| 10 | 11 | 00 | 01 |
| 11 | 00 | 01 | 10 |

ZZ Mode Electrical Characteristics

| Parameter | Description | Test Conditions | Min | Max | Unit |
|--------------------|-----------------------------------|-----------------------------|-------------------|-------------------|------|
| I _{DDZZ} | Sleep mode standby current | ZZ ≥ V _{DD} - 0.2V | | 50 | mA |
| t _{ZZS} | Device operation to ZZ | ZZ ≥ V _{DD} - 0.2V | | 2t _{CYC} | ns |
| t _{ZZREC} | ZZ recovery time | ZZ ≤ 0.2V | 2t _{CYC} | | ns |
| t _{ZZI} | ZZ active to sleep current | This parameter is sampled | | 2t _{CYC} | ns |
| t _{RZZI} | ZZ Inactive to exit sleep current | This parameter is sampled | 0 | | ns |

Truth Table

The truth table for CY7C1354DV25 and CY7C1356DV25 follows.^[1, 2, 3, 4, 5, 6, 7]

| Operation | Address Used | $\overline{\text{CE}}$ | ZZ | $\overline{\text{ADV/LD}}$ | $\overline{\text{WE}}$ | $\overline{\text{BWx}}$ | $\overline{\text{OE}}$ | $\overline{\text{CEN}}$ | CLK | DQ |
|-------------------------------|--------------|------------------------|----|----------------------------|------------------------|-------------------------|------------------------|-------------------------|-----|--------------|
| Deselect Cycle | None | H | L | L | X | X | X | L | L-H | Tri-State |
| Continue Deselect Cycle | None | X | L | H | X | X | X | L | L-H | Tri-State |
| Read Cycle (Begin Burst) | External | L | L | L | H | X | L | L | L-H | Data Out (Q) |
| Read Cycle (Continue Burst) | Next | X | L | H | X | X | L | L | L-H | Data Out (Q) |
| NOP/Dummy Read (Begin Burst) | External | L | L | L | H | X | H | L | L-H | Tri-State |
| Dummy Read (Continue Burst) | Next | X | L | H | X | X | H | L | L-H | Tri-State |
| Write Cycle (Begin Burst) | External | L | L | L | L | L | X | L | L-H | Data In (D) |
| Write Cycle (Continue Burst) | Next | X | L | H | X | L | X | L | L-H | Data In (D) |
| NOP/WRITE ABORT (Begin Burst) | None | L | L | L | L | H | X | L | L-H | Tri-State |
| WRITE ABORT (Continue Burst) | Next | X | L | H | X | H | X | L | L-H | Tri-State |
| IGNORE CLOCK EDGE (Stall) | Current | X | L | X | X | X | X | H | L-H | – |
| SLEEP MODE | None | X | H | X | X | X | X | X | X | Tri-State |

Write Cycle Description

Write cycle description for CY7C1354DV25 follows.^[1, 2, 3, 8]

| Function | $\overline{\text{WE}}$ | $\overline{\text{BW}}_d$ | $\overline{\text{BW}}_c$ | $\overline{\text{BW}}_b$ | $\overline{\text{BW}}_a$ |
|--|------------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| Read | H | X | X | X | X |
| Write –No Bytes Written | L | H | H | H | H |
| Write Byte a– (DQ _a and DQP _a) | L | H | H | H | L |
| Write Byte b – (DQ _b and DQP _b) | L | H | H | L | H |
| Write Bytes b, a | L | H | H | L | L |
| Write Byte c – (DQ _c and DQP _c) | L | H | L | H | H |
| Write Bytes c, a | L | H | L | H | L |
| Write Bytes c, b | L | H | L | L | H |
| Write Bytes c, b, a | L | H | L | L | L |
| Write Byte d – (DQ _d and DQP _d) | L | L | H | H | H |
| Write Bytes d, a | L | L | H | H | L |
| Write Bytes d, b | L | L | H | L | H |
| Write Bytes d, b, a | L | L | H | L | L |
| Write Bytes d, c | L | L | L | H | H |
| Write Bytes d, c, a | L | L | L | H | L |
| Write Bytes d, c, b | L | L | L | L | H |
| Write All Bytes | L | L | L | L | L |

Notes

1. X = “Don’t Care”, H = Logic HIGH, L = Logic LOW, $\overline{\text{CE}}$ stands for ALL Chip Enables active. $\overline{\text{BWx}} = \text{L}$ signifies at least one Byte Write Select is active, $\overline{\text{BWx}} = \text{Valid}$ signifies that the desired Byte Write Selects are asserted, see [Write Cycle Description](#) tables for details.
2. Write is defined by WE and BW_x. See [Write Cycle Description](#) table for details.
3. When a write cycle is detected, all I/Os are tri-stated, even during Byte Writes.
4. The DQ and DQP pins are controlled by the current cycle and the OE signal.
5. CEN = H inserts wait states.
6. Device will power-up deselected and the I/Os in a tri-state condition, regardless of OE.
7. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP_x = Tri-state when OE is inactive or when the device is deselected, and DQs = data when OE is active.

Write cycle description for CY7C1356DV25 follows.^[1, 2, 3, 8]

| Function | \overline{WE} | \overline{BW}_b | \overline{BW}_a |
|--|-----------------|-------------------|-------------------|
| Read | H | X | X |
| Write – No Bytes Written | L | H | H |
| Write Byte a – (DQ _a and DQP _a) | L | H | L |
| Write Byte b – (DQ _b and DQP _b) | L | L | H |
| Write Both Bytes | L | L | L |

IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1354DV25 and CY7C1356DV25 incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 2.5V I/O logic levels.

The CY7C1354DV25 and CY7C1356DV25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left unconnected. During power up, the device comes up in a reset state which does not interfere with the operation of the device.

Figure 1. TAP Controller State Diagram^[9]



Notes

- 8. Table only lists a partial listing of the byte write combinations. Any combination of \overline{BW}_x is valid. Appropriate write will be done based on which byte write is active.
- 9. The 0/1 next to each state represents the value of TMS at the rising edge of the TCK.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK. Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used.

The ball is pulled up internally, resulting in a logic HIGH level.


Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see [Figure 1](#). TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See [Figure 2](#).)

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See [Figure 1](#).)

Figure 2. TAP Controller Block Diagram



Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

During power up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in [TAP Controller Block Diagram](#). During power up, the instruction register is loaded with the IDCODE instruction.

It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the [Identification Register Definitions](#) table.

TAP Instruction Set

Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the [Identification Codes](#) table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register during power up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is given during the "Update IR" state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there

is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

When the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.


Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Timing

Figure 3 shows the TAP timings.

Figure 3. TAP Timing and Test Conditions



TAP AC Switching Characteristics

Over the Operating Range [10, 11]

| Parameter | Description | Min | Max | Unit |
|---------------------|-------------------------------|-----|-----|------|
| Clock | | | | |
| t_{TCYC} | TCK Clock Cycle Time | 50 | | ns |
| t_{TF} | TCK Clock Frequency | | 20 | MHz |
| t_{TH} | TCK Clock HIGH Time | 20 | | ns |
| t_{TL} | TCK Clock LOW Time | 20 | | ns |
| Output Times | | | | |
| t_{TDOV} | TCK Clock LOW to TDO Valid | | 10 | ns |
| t_{TDOX} | TCK Clock LOW to TDO Invalid | 0 | | ns |
| Setup Times | | | | |
| t_{TMSS} | TMS Setup to TCK Clock Rise | 5 | | ns |
| t_{TDIS} | TDI Setup to TCK Clock Rise | 5 | | ns |
| t_{CS} | Capture Setup to TCK Rise | 5 | | ns |
| Hold Times | | | | |
| t_{TMSH} | TMS Hold after TCK Clock Rise | 5 | | ns |
| t_{TDIH} | TDI Hold after Clock Rise | 5 | | ns |
| t_{CH} | Capture Hold after Clock Rise | 5 | | ns |

Notes


10. t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register.

11. Test conditions are specified using the load in TAP AC test Conditions. $t_R/t_F = 1$ ns.

2.5V TAP AC Test Conditions

Input pulse levels V_{SS} to 2.5V
 Input rise and fall time 1 ns
 Input timing reference levels 1.25V
 Output reference levels 1.25V
 Test load termination supply voltage 1.25V

Figure 4. 2.5V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics and Operating Conditions

(0°C < TA < +70°C; VDD = 2.5V ±0.125V unless otherwise noted)^[12]

| Parameter | Description | Test Conditions | Min | Max | Unit |
|------------------|---------------------|--|------|-----------------------|------|
| V _{OH1} | Output HIGH Voltage | I _{OH} = -1.0 mA, V _{DDQ} = 2.5V | 2.0 | | V |
| V _{OH2} | Output HIGH Voltage | I _{OH} = -100 μA, V _{DDQ} = 2.5V | 2.1 | | V |
| V _{OL1} | Output LOW Voltage | I _{OL} = 8.0 mA, V _{DDQ} = 2.5V | | 0.4 | V |
| V _{OL2} | Output LOW Voltage | I _{OL} = 100 μA, V _{DDQ} = 2.5V | | 0.2 | V |
| V _{IH} | Input HIGH Voltage | V _{DDQ} = 2.5V | 1.7 | V _{DD} + 0.3 | V |
| V _{IL} | Input LOW Voltage | V _{DDQ} = 2.5V | -0.3 | 0.7 | V |
| I _X | Input Load Current | GND ≤ V _{IN} ≤ V _{DDQ} | -5 | 5 | μA |

Identification Register Definitions

| Instruction Field | CY7C1354DV25 | CY7C1356DV25 | Description |
|---------------------------|-------------------|-------------------|--|
| Revision Number (31:29) | 000 | 000 | Reserved for version number. |
| Cypress Device ID (28:12) | 01011001000100110 | 01011001000010110 | Reserved for future use. |
| Cypress JEDEC ID (11:1) | 00000110100 | 00000110100 | Allows unique identification of SRAM vendor. |
| ID Register Presence (0) | 1 | 1 | Indicate the presence of an ID register. |

Scan Register Sizes

| Register Name | Bit Size (x36) | Bit Size (x18) |
|---|----------------|----------------|
| Instruction | 3 | 3 |
| Bypass | 1 | 1 |
| ID | 32 | 32 |
| Boundary Scan Order (119-Ball BGA Package) | 69 | 69 |
| Boundary Scan Order (165-Ball FBGA Package) | 69 | 69 |

Note:
12. All voltages referenced to V_{SS} (GND).

Identification Codes

| Instruction | Code | Description |
|----------------|------|--|
| EXTEST | 000 | Captures the Input/Output ring contents. Places the boundary scan register between the TDI and TDO. Forces all SRAM outputs to High-Z state. |
| IDCODE | 001 | Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation. |
| SAMPLE Z | 010 | Captures the Input/Output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state. |
| RESERVED | 011 | Do Not Use: This instruction is reserved for future use. |
| SAMPLE/PRELOAD | 100 | Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation. |
| RESERVED | 101 | Do Not Use: This instruction is reserved for future use. |
| RESERVED | 110 | Do Not Use: This instruction is reserved for future use. |
| BYPASS | 111 | Places the bypass register between TDI and TDO. This operation does not affect SRAM operation. |

Boundary Scan Exit Order (256K x 36)

| Bit # | 119-Ball ID | 165-Ball ID |
|-------|-------------|-------------|
| 1 | K4 | B6 |
| 2 | H4 | B7 |
| 3 | M4 | A7 |
| 4 | F4 | B8 |
| 5 | B4 | A8 |
| 6 | G4 | A9 |
| 7 | C3 | B10 |
| 8 | B3 | A10 |
| 9 | D6 | C11 |
| 10 | H7 | E10 |
| 11 | G6 | F10 |
| 12 | E6 | G10 |
| 13 | D7 | D10 |
| 14 | E7 | D11 |
| 15 | F6 | E11 |
| 16 | G7 | F11 |
| 17 | H6 | G11 |
| 18 | T7 | H11 |
| 19 | K7 | J10 |
| 20 | L6 | K10 |
| 21 | N6 | L10 |
| 22 | P7 | M10 |
| 23 | N7 | J11 |
| 24 | M6 | K11 |
| 25 | L7 | L11 |
| 26 | K6 | M11 |
| 27 | P6 | N11 |
| 28 | T4 | R11 |
| 29 | A3 | R10 |
| 30 | C5 | P10 |
| 31 | B5 | R9 |
| 32 | A5 | P9 |
| 33 | C6 | R8 |
| 34 | A6 | P8 |
| 35 | P4 | R6 |
| 36 | N4 | P6 |
| 37 | R6 | R4 |
| 38 | T5 | P4 |
| 39 | T3 | R3 |
| 40 | R2 | P3 |
| 41 | R3 | R1 |
| 42 | P2 | N1 |
| 43 | P1 | L2 |
| 44 | L2 | K2 |
| 45 | K1 | J2 |
| 46 | N2 | M2 |

Boundary Scan Exit Order (256K x 36) (continued)

| Bit # | 119-Ball ID | 165-Ball ID |
|-------|-----------------------------|-----------------------------|
| 47 | N1 | M1 |
| 48 | M2 | L1 |
| 49 | L1 | K1 |
| 50 | K2 | J1 |
| 51 | Not Bonded (Preset to 1) | Not Bonded (Preset to 1) |
| 52 | H1 | G2 |
| 53 | G2 | F2 |
| 54 | E2 | E2 |
| 55 | D1 | D2 |
| 56 | H2 | G1 |
| 57 | G1 | F1 |
| 58 | F2 | E1 |
| 59 | E1 | D1 |
| 60 | D2 | C1 |
| 61 | C2 | B2 |
| 62 | A2 | A2 |
| 63 | E4 | A3 |
| 64 | B2 | B3 |
| 65 | L3 | B4 |
| 66 | G3 | A4 |
| 67 | G5 | A5 |
| 68 | L5 | B5 |
| 69 | B6 | A6 |

Boundary Scan Exit Order (512K x 18)

| Bit # | 119-Ball ID | 165-Ball ID |
|-------|-----------------------------|-----------------------------|
| 1 | K4 | B6 |
| 2 | H4 | B7 |
| 3 | M4 | A7 |
| 4 | F4 | B8 |
| 5 | B4 | A8 |
| 6 | G4 | A9 |
| 7 | C3 | B10 |
| 8 | B3 | A10 |
| 9 | T2 | A11 |
| 10 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 11 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 12 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 13 | D6 | C11 |
| 14 | E7 | D11 |
| 15 | F6 | E11 |
| 16 | G7 | F11 |
| 17 | H6 | G11 |
| 18 | T7 | H11 |
| 19 | K7 | J10 |
| 20 | L6 | K10 |
| 21 | N6 | L10 |
| 22 | P7 | M10 |
| 23 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 24 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 25 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 26 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 27 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 28 | T6 | R11 |
| 29 | A3 | R10 |
| 30 | C5 | P10 |
| 31 | B5 | R9 |
| 32 | A5 | P9 |
| 33 | C6 | R8 |
| 34 | A6 | P8 |
| 35 | P4 | R6 |
| 36 | N4 | P6 |
| 37 | R6 | R4 |
| 38 | T5 | P4 |
| 39 | T3 | R3 |
| 40 | R2 | P3 |
| 41 | R3 | R1 |
| 42 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |

Boundary Scan Exit Order (512K x 18) (continued)

| Bit # | 119-Ball ID | 165-Ball ID |
|-------|-----------------------------|-----------------------------|
| 43 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 44 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 45 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 46 | P2 | N1 |
| 47 | N1 | M1 |
| 48 | M2 | L1 |
| 49 | L1 | K1 |
| 50 | K2 | J1 |
| 51 | Not Bonded (Preset to 1) | Not Bonded (Preset to 1) |
| 52 | H1 | G2 |
| 53 | G2 | F2 |
| 54 | E2 | E2 |
| 55 | D1 | D2 |
| 56 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 57 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 58 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 59 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 60 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 61 | C2 | B2 |
| 62 | A2 | A2 |
| 63 | E4 | A3 |
| 64 | B2 | B3 |
| 65 | Not Bonded (Preset to 0) | Not Bonded (Preset to 0) |
| 66 | G3 | Not Bonded (Preset to 0) |
| 67 | Not Bonded (Preset to 0) | A4 |
| 68 | L5 | B5 |
| 69 | B6 | A6 |
| 69 | B6 | A6 |
| 69 | B6 | A6 |
| 68 | L5 | B5 |
| 69 | B6 | A6 |
| 66 | G3 | Not Bonded (Preset to 0) |
| 67 | Not Bonded (Preset to 0) | A4 |
| 68 | L5 | B5 |
| 69 | B6 | A6 |

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature -65°C to +150°C
 Ambient Temperature with
 Power Applied -55°C to +125°C
 Supply Voltage on V_{DD} Relative to GND -0.5V to +3.6V
 Supply Voltage on V_{DDQ} Relative to GND -0.5V to +V_{DD}
 DC to Outputs in Tri-State -0.5V to V_{DDQ} + 0.5V
 DC Input Voltage -0.5V to V_{DD} + 0.5V

Current into Outputs (LOW) 20 mA
 Static Discharge Voltage > 2001V
 (per MIL-STD-883, Method 3015)
 Latch Up Current > 200 mA

Operating Range

| Range | Ambient Temperature | V _{DD} /V _{DDQ} |
|------------|---------------------|-----------------------------------|
| Commercial | 0°C to +70°C | 2.5V ±5% |
| Industrial | -40°C to +85°C | |

Electrical Characteristics

Over the Operating Range^[13, 14]

| Parameter | Description | Test Conditions | Min | Max | Unit | |
|-------------------------|---|---|-------------------------|------------------------|------|----|
| V _{DD} | Power Supply Voltage | | 2.375 | 2.625 | V | |
| V _{DDQ} | I/O Supply Voltage | for 2.5V I/O | 2.375 | V _{DD} | V | |
| V _{OH} | Output HIGH Voltage | for 2.5V I/O, I _{OH} = -1.0 mA | 2.0 | | V | |
| V _{OL} | Output LOW Voltage | for 2.5V I/O, I _{OL} = 1.0 mA | | 0.4 | V | |
| V _{IH} | Input HIGH Voltage | for 2.5V I/O | 1.7 | V _{DD} + 0.3V | V | |
| V _{IL} | Input LOW Voltage ^[13] | for 2.5V I/O | -0.3 | 0.7 | V | |
| I _X | Input Leakage Current except ZZ and MODE | GND ≤ V _I ≤ V _{DDQ} | -5 | 5 | μA | |
| | | Input Current of MODE | Input = V _{SS} | -30 | | μA |
| | | | Input = V _{DD} | | 5 | μA |
| | | Input Current of ZZ | Input = V _{SS} | -5 | | μA |
| Input = V _{DD} | | | 30 | μA | | |
| I _{OZ} | Output Leakage Current | GND ≤ V _I ≤ V _{DDQ} , Output Disabled | -5 | 5 | μA | |
| I _{DD} | V _{DD} Operating Supply | V _{DD} = Max, I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{CYC} | 4 ns cycle, 250 MHz | 250 | mA | |
| | | | 5 ns cycle, 200 MHz | 220 | mA | |
| | | | 6 ns cycle, 166 MHz | 180 | mA | |
| I _{SB1} | Automatic CE Power Down Current—TTL Inputs | Max V _{DD} , Device Deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX} = 1/t _{CYC} | 4 ns cycle, 250 MHz | 130 | mA | |
| | | | 5 ns cycle, 200 MHz | 120 | mA | |
| | | | 6 ns cycle, 166 MHz | 110 | mA | |
| I _{SB2} | Automatic CE Power Down Current—CMOS Inputs | Max V _{DD} , Device Deselected, V _{IN} ≤ 0.3V or V _{IN} ≥ V _{DDQ} - 0.3V, f = 0 | | 40 | mA | |
| I _{SB3} | Automatic CE Power Down Current—CMOS Inputs | Max V _{DD} , Device Deselected, V _{IN} ≤ 0.3V or V _{IN} ≥ V _{DDQ} - 0.3V, f = f _{MAX} = 1/t _{CYC} | 4 ns cycle, 250 MHz | 120 | mA | |
| | | | 5 ns cycle, 200 MHz | 110 | mA | |
| | | | 6 ns cycle, 166 MHz | 100 | mA | |
| I _{SB4} | Automatic CE Power Down Current—TTL Inputs | Max V _{DD} , Device Deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = 0 | | 40 | mA | |

Notes

13. Overshoot: V_{IH}(AC) < V_{DD} + 1.5V (Pulse width less than t_{CYC}/2), undershoot: V_{IL}(AC) > -2V (Pulse width less than t_{CYC}/2).
 14. T_{Power-up}: Assumes a linear ramp from 0V to V_{DD} (minimum) within 200 ms. During this time V_{IH} < V_{DD} and V_{DDQ} ≤ V_{DD}.

Capacitance^[15]


| Parameter | Description | Test Conditions | 100 TQFP Max | 119 BGA Max | 165 FBGA Max | Unit |
|------------------|--------------------------|--|--------------|-------------|--------------|------|
| C _{IN} | Input Capacitance | T _A = 25°C, f = 1 MHz, V _{DD} = 2.5V, V _{DDQ} = 2.5V | 5 | 5 | 5 | pF |
| C _{CLK} | Clock Input Capacitance | | 5 | 5 | 5 | pF |
| C _{I/O} | Input/Output Capacitance | | 5 | 7 | 7 | pF |

Thermal Resistance^[15]

| Parameters | Description | Test Conditions | 100 TQFP Package | 119 BGA Package | 165 FBGA Package | Unit |
|-----------------|--|--|------------------|-----------------|------------------|------|
| Θ _{JA} | Thermal Resistance (Junction to Ambient) | Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51. | 29.41 | 34.1 | 16.8 | °C/W |
| Θ _{JC} | Thermal Resistance (Junction to Case) | | 6.13 | 14 | 3.0 | °C/W |

Figure 5. AC Test Loads and Waveforms

2.5V I/O Test Load



Note
15. Tested initially and after any design or process change that may affect these parameters.

Switching Characteristics

Over the Operating Range [17, 18]


| Parameter | Description | -250 | | -200 | | -166 | | Unit |
|---------------------|---|------|-----|------|-----|------|-----|------|
| | | Min | Max | Min | Max | Min | Max | |
| $t_{Power}^{[16]}$ | V_{CC} (Typical) to the First Access Read or Write | 1 | | 1 | | 1 | | ms |
| Clock | | | | | | | | |
| t_{CYC} | Clock Cycle Time | 4.0 | | 5 | | 6 | | ns |
| F_{MAX} | Maximum Operating Frequency | | 250 | | 200 | | 166 | MHz |
| t_{CH} | Clock HIGH | 1.8 | | 2.0 | | 2.4 | | ns |
| t_{CL} | Clock LOW | 1.8 | | 2.0 | | 2.4 | | ns |
| Output Times | | | | | | | | |
| t_{CO} | Data Output Valid after CLK Rise | | 2.8 | | 3.2 | | 3.5 | ns |
| t_{EOV} | \overline{OE} LOW to Output Valid | | 2.8 | | 3.2 | | 3.5 | ns |
| t_{DOH} | Data Output Hold after CLK Rise | 1.25 | | 1.5 | | 1.5 | | ns |
| t_{CHZ} | Clock to High-Z ^[19, 20, 21] | 1.25 | 2.8 | 1.5 | 3.2 | 1.5 | 3.5 | ns |
| t_{CLZ} | Clock to Low-Z ^[19, 20, 21] | 1.25 | | 1.5 | | 1.5 | | ns |
| t_{EOHZ} | \overline{OE} HIGH to Output High-Z ^[19, 20, 21] | | 2.8 | | 3.2 | | 3.5 | ns |
| t_{EOLZ} | \overline{OE} LOW to Output Low-Z ^[19, 20, 21] | 0 | | 0 | | 0 | | ns |
| Setup Times | | | | | | | | |
| t_{AS} | Address Setup before CLK Rise | 1.4 | | 1.5 | | 1.5 | | ns |
| t_{DS} | Data Input Setup before CLK Rise | 1.4 | | 1.5 | | 1.5 | | ns |
| t_{CENS} | \overline{CEN} Setup before CLK Rise | 1.4 | | 1.5 | | 1.5 | | ns |
| t_{WES} | \overline{WE} , \overline{BW}_x Setup before CLK Rise | 1.4 | | 1.5 | | 1.5 | | ns |
| t_{ALS} | $\overline{ADV/LD}$ Setup before CLK Rise | 1.4 | | 1.5 | | 1.5 | | ns |
| t_{CES} | Chip Select Setup | 1.4 | | 1.5 | | 1.5 | | ns |
| Hold Times | | | | | | | | |
| t_{AH} | Address Hold after CLK Rise | 0.4 | | 0.5 | | 0.5 | | ns |
| t_{DH} | Data Input Hold after CLK Rise | 0.4 | | 0.5 | | 0.5 | | ns |
| t_{CENH} | \overline{CEN} Hold after CLK Rise | 0.4 | | 0.5 | | 0.5 | | ns |
| t_{WEH} | \overline{WE} , \overline{BW}_x Hold after CLK Rise | 0.4 | | 0.5 | | 0.5 | | ns |
| t_{ALH} | $\overline{ADV/LD}$ Hold after CLK Rise | 0.4 | | 0.5 | | 0.5 | | ns |
| t_{CEH} | Chip Select Hold after CLK Rise | 0.4 | | 0.5 | | 0.5 | | ns |

Notes

16. This part has a voltage regulator internally; t_{power} is the time power needs to be supplied above V_{DD} minimum initially, before a read or write operation can be initiated.
17. Timing reference level is when $V_{DDQ} = 2.5V$.
18. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
19. t_{CHZ} , t_{CLZ} , t_{EOLZ} , and t_{EOHZ} are specified with AC test conditions shown in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
20. At any given voltage and temperature, t_{EOHZ} is less than t_{EOLZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.
21. This parameter is sampled and not 100% tested.

Switching Waveforms

Figure 6. Read/Write Timing^[22, 23, 24]



Notes


22. For this waveform ZZ is tied LOW.

23. When \overline{CE} is LOW, \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH, \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH.

24. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.

Switching Waveforms (continued)

Figure 7. NOP, STALL and DESELECT CYCLES^[22, 23, 25]




Note

25. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated \overline{CEN} being used to create a pause. A write is not performed during this cycle.

Switching Waveforms (continued)

Figure 8. ZZ Mode Timing^[26, 27]



Notes

- 26. Device must be deselected when entering ZZ mode. See [Write Cycle Description](#) tables for all possible signal conditions to deselect the device.
- 27. I/Os are in High-Z when exiting ZZ sleep mode.

Ordering Information

Not all of the speed, package, and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

| Speed (MHz) | Ordering Code | Package Diagram | Part and Package Type | Operating Range | |
|----------------------|----------------------|--|--|-----------------|------------|
| 166 | CY7C1354DV25-166AXC | 51-85050 | 100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free | Commercial | |
| | CY7C1356DV25-166AXC | | | | |
| | CY7C1354DV25-166BGC | 51-85115 | 119-Ball Ball Grid Array (14 x 22 x 2.4 mm) | | |
| | CY7C1356DV25-166BGC | | | | |
| | CY7C1354DV25-166BGXC | 51-85115 | 119-Ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free | | |
| | CY7C1356DV25-166BGXC | | | | |
| | CY7C1354DV25-166BZC | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) | | |
| | CY7C1356DV25-166BZC | | | | |
| | CY7C1354DV25-166BZXC | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free | | |
| | CY7C1356DV25-166BZXC | | | | |
| | CY7C1354DV25-166AXI | 51-85050 | 100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free | | Industrial |
| | CY7C1356DV25-166AXI | | | | |
| | CY7C1354DV25-166BGI | 51-85115 | 119-Ball Ball Grid Array (14 x 22 x 2.4 mm) | | |
| | CY7C1356DV25-166BGI | | | | |
| | CY7C1354DV25-166BGXI | 51-85115 | 119-Ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free | | |
| | CY7C1356DV25-166BGXI | | | | |
| CY7C1354DV25-166BZI | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) | | | |
| CY7C1356DV25-166BZI | | | | | |
| CY7C1354DV25-166BZXI | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free | | | |
| CY7C1356DV25-166BZXI | | | | | |
| 200 | CY7C1354DV25-200AXC | 51-85050 | 100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free | Commercial | |
| | CY7C1356DV25-200AXC | | | | |
| | CY7C1354DV25-200BGC | 51-85115 | 119-Ball Ball Grid Array (14 x 22 x 2.4 mm) | | |
| | CY7C1356DV25-200BGC | | | | |
| | CY7C1354DV25-200BGXC | 51-85115 | 119-Ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free | | |
| | CY7C1356DV25-200BGXC | | | | |
| | CY7C1354DV25-200BZC | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) | | |
| | CY7C1356DV25-200BZC | | | | |
| | CY7C1354DV25-200BZXC | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free | | |
| | CY7C1356DV25-200BZXC | | | | |
| | CY7C1354DV25-200AXI | 51-85050 | 100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free | | Industrial |
| | CY7C1356DV25-200AXI | | | | |
| | CY7C1354DV25-200BGI | 51-85115 | 119-Ball Ball Grid Array (14 x 22 x 2.4 mm) | | |
| | CY7C1356DV25-200BGI | | | | |
| | CY7C1354DV25-200BGXI | 51-85115 | 119-Ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free | | |
| | CY7C1356DV25-200BGXI | | | | |
| CY7C1354DV25-200BZI | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) | | | |
| CY7C1356DV25-200BZI | | | | | |
| CY7C1354DV25-200BZXI | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free | | | |
| CY7C1356DV25-200BZXI | | | | | |


Ordering Information (continued)

Not all of the speed, package, and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

| Speed (MHz) | Ordering Code | Package Diagram | Part and Package Type | Operating Range | |
|----------------------|----------------------|--|--|-----------------|------------|
| 250 | CY7C1354DV25-250AXC | 51-85050 | 100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free | Commercial | |
| | CY7C1356DV25-250AXC | | | | |
| | CY7C1354DV25-250BGC | 51-85115 | 119-Ball Ball Grid Array (14 x 22 x 2.4 mm) | | |
| | CY7C1356DV25-250BGC | | | | |
| | CY7C1354DV25-250BGXC | 51-85115 | 119-Ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free | | |
| | CY7C1356DV25-250BGXC | | | | |
| | CY7C1354DV25-250BZC | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) | | |
| | CY7C1356DV25-250BZC | | | | |
| | CY7C1354DV25-250BZXC | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free | | |
| | CY7C1356DV25-250BZXC | | | | |
| | CY7C1354DV25-250AXI | 51-85050 | 100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free | | Industrial |
| | CY7C1356DV25-250AXI | | | | |
| | CY7C1354DV25-250BGI | 51-85115 | 119-Ball Ball Grid Array (14 x 22 x 2.4 mm) | | |
| | CY7C1356DV25-250BGI | | | | |
| CY7C1354DV25-250BGXI | 51-85115 | 119-Ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free | | | |
| CY7C1356DV25-250BGXI | | | | | |
| CY7C1354DV25-250BZI | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) | | | |
| CY7C1356DV25-250BZI | | | | | |
| CY7C1354DV25-250BZXI | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free | | | |
| CY7C1356DV25-250BZXI | | | | | |

Package Diagrams


Figure 9. 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) (51-85050)



51-85050-*B

Package Diagrams (continued)


Figure 10. 119-Ball BGA (14 x 22 x 2.4 mm) (51-85115)



51-85115-B

Package Diagrams (continued)

Figure 11. 165-Ball FBGA (13 x 15 x 1.4 mm) (51-85180)



Document History Page

| Document Title: CY7C1354DV25/CY7C1356DV25, 9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL™ Architecture | | | | |
|--|---------|------------------|-----------------|----------------------------|
| Document Number: 001-48974 | | | | |
| Rev. | ECN No. | Origin of Change | Submission Date | Description of Change |
| ** | 2594961 | VKN | 10/22/08 | NSO data sheet for Tellabs |
| *A | 2746930 | 07/31/09 | NJY | Post to external website |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

| | |
|------------------|--|
| PSoC | psoc.cypress.com |
| Clocks & Buffers | clocks.cypress.com |
| Wireless | wireless.cypress.com |
| Memories | memory.cypress.com |
| Image Sensors | image.cypress.com |

© Cypress Semiconductor Corporation, 2008-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.