

DUAL D FLIP-FLOP WITH SET AND RESET**KK74VHC74**


KK74VHC74 is high-speed logic IC made by CMOS technology and designed for use in high-performance calculating systems with a wide supply voltage range.

As for operation speed, KK74VHC74 can be compared with equivalent bipolar ICs based on Schottky TTL and two times surpasses ICs of KK74HC series.

KK74VHC74 tolerates operation under conditions when voltage on input is exceeded up to 7V without affecting characteristics and IC reliability. This possibility allows to use KK74VHC74 in radio-electronic devices for interfacing with supply voltages 5V and 3V, eliminate IC failure under supply voltage source emergency outage.

Use of output edge shaping block in the microcircuit allows to reduce noise amplitude of noises when switching outputs into the same state simultaneously.

Input and output levels of KK74VHC74 are compatible with CMOS levels

**ORDERING INFORMATION**

KK74VHC74N Plastic

KK74VHC74D SOIC

$T_A = -40^\circ \text{ to } 85^\circ \text{ C}$ for all packages


Features:

- Supply voltage range 2.0 to 5.5 V.
 - Output current 8 mA.
 - Low consumption current: 0.2 μA (typical value) at $T_a = 25^\circ \text{C}$.
 - Latchup current not less than 300 mA at $T_a = 85^\circ \text{C}$.
 - Tolerable value of static potential not less than 2000 V as per human body model (HBM) and not less than 200 V as per machine model (MM).
 - Ambient operation temperature minus 40 to plus 85 $^\circ\text{C}$.
 - Balanced signal propagation delay.
 - Ensures voltage exceeding mode on input
 - Low noise level at the simultaneous switching of outputs in the same state: $V_{OLP} = 0.8 \text{ V}$ (max).
 - For pins and functions, compatible with KK74HC74.
- .
- .

KK74VHC74 truth table

Input				Output	
\overline{nSD}	\overline{nRD}	nCP	nD	nQ	\overline{nQ}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H
H	H	↑	H	H	L
H	H	↓	L	L	H
H	H	L	X	Qo	Qo
H	H	H	X	Qo	Qo
H	H	↓	X	Qo	Qo

Note – H - high voltage level;
 L – low voltage level;
 X - any voltage level (low or high);
 Qo - storage of the previous state;
 Z - output in the third
 ↑ - transition from low into high level;
 ↓ - transition from high into low level

Pinout

Pins description in KK74VHC74

Pin No.	Symbol	Description
01	$\overline{1RD}$	Input of RESET signal
02	1D	Data input
03	ICP	Input of clock signal
04	$\overline{1SD}$	Input of SET signal
05	1Q	Data output
06	$\overline{1Q}$	Data output
07	GND	Common output
08	$\overline{2Q}$	Data output
09	2Q	Data output
10	$\overline{2SD}$	Input of SET signal
11	$2CP$	Input of clock signal
12	2D	Data input
13	$\overline{2RD}$	Input of RESET signal
14	V _{CC}	Supply output from voltage source

Absolute maximum conditions*

Parameter, unit	Symbol	Value	
		min	max
Supply voltage, V	V _{CC}	-0.5	7.0
Input voltage, V	V _{in}	-0.5	7.0
Output voltage, V	V _{out}	-0.5	V _{CC} +0.5V
Input diode current, mA	I _{ik}	—	-20
Current of common output and supply output, mA	I _{cc}	—	± 50
Output current, mA	I _{out}	—	± 25
Output diode current, mA	I _{ok}	—	± 20
Dissipated power, mW	P _d	—	180

*Under absolute maximum conditions operation of microcircuit is not guaranteed. Operation is guaranteed under maximum conditions

Maximum conditions

Parameter, unit	Symbol	Value	
		min	max
Supply voltage, V	V _{CC}	2.0	5.5
Input voltage, V	V _{in}	0	V _{CC}
Output voltage, V	V _{out}	0	V _{CC}
Output current, mA	I _{out}	—	± 8.0
Input rise and fall time, ns/V at V _{CC} = (3.3 ± 0.3) V	t _{LH} , t _{HL}	0	100
at V _{CC} = (5.0 ± 0.5) V		0	20




DC electrical characteristics




Symbol 1	Parameter	Test conditions	V _{CC} , V	Value				Unit	
				25 °C		-40 to 85 °C			
				min	max	min	max		
V _{IH}	High input voltage	V _O ≤ 0.1 V or V _O ≥ V _{CC} -0.1 V	2.0	1.5	—	1.5	—	V	
			3.0-5.5	0.7V _{CC}	—	0.7V _{CC}	—		
V _{IL}	Low input voltage	V _O ≤ 0.1 V or V _O ≥ V _{CC} -0.1 V	2.0	—	0.5	—	0.5		
			3.0-5.5	—	0.3V _{CC}	—	0.3V _{CC}		
V _{OH}	High output voltage	V _I = V _{IH} or V _{IL} I _O = -50 μA	2.0	1.92	—	1.9	—		
			3.0	2.92	—	2.9	—		
			4.5	4.42	—	4.4	—		
			5.5	5.52	—	5.4	—		
		V _I = V _{IH} or V _{IL} ; I _O = -4 mA	3.0	2.58	—	2.48	—		
		V _I = V _{IH} or V _{IL} ; I _O = -8 mA	4.5	3.94	—	3.80	—		
V _{OL}	Low output voltage	V _I = V _{IH} or V _{IL} I _O = 50 μA	2.0	—	0.09	—	0.1		
			3.0	—	0.09	—	0.1		
			4.5	—	0.09	—	0.1		
			5.5	—	0.09	—	0.1		
		V _I = V _{IH} or V _{IL} I _O = 4 mA	3.0	—	0.36	—	0.44		
		V _I = V _{IH} or V _{IL} I _O = 8 mA	4.5	—	0.36	—	0.44		
I _I	Low level input current	V _I = 0 V	5.5		-0.1		-1.0	uA	
I _{IH}	High level input current	V _I = V _{CC}	5.5	-	0.1	-	1.0		
I _{IHI}	High level input current	V _I = 5.5V	0	-	0.1	-	1.0		
I _{CC}	Consumption current	V _I = V _{CC} or 0V	5.5	-	2.0	-	20.0		

AC electrical characteristics ($t_{LH} = t_{HL} = 3.0$ ns)

Symbol	Parameter	Test conditions	V_{CC}, V	C_L, pF	Value				Unit	
					25 °C		-40 to 85 °C			
					min	max	min	max		
t_{PHL}, t_{PLH}	Propagation delay time when switching "on", "off" from input CP to outputs Q, \bar{Q}	$V_{IL} = 0 V, V_{IH} = V_{CC}$	3.3 ± 0.3	15	—	11.9	—	14.0	ns	
				50	—	15.4	—	17.5		
t_{PHL}, t_{PLH}	Propagation delay time when switching "on", "off" from input CP to outputs Q, \bar{Q}	$V_{IL} = 0 V, V_{IH} = V_{CC}$	5.0 ± 0.5	15	—	7.3	—	8.5	ns	
				50	—	8.3	—	10.5		
t_{PHL}, t_{PLH}	Propagation delay time when switching "on", "off" from inputs SD, RD to outputs Q, \bar{Q}	$V_{IL} = 0 V, V_{IH} = V_{CC}$	3.3 ± 0.3	15	—	12.3	—	14.5	ns	
				50	—	15.8	—	18.0		
t_{PHL}, t_{PLH}	Propagation delay time when switching "on", "off" from inputs SD, RD to outputs Q, \bar{Q}	$V_{IL} = 0 V, V_{IH} = V_{CC}$	5.0 ± 0.5	15	—	7.7	—	9.0	ns	
				50	—	9.7	—	11.0		
fmax	Maximum Clock Frequency	$V_{IL} = 0 V, V_{IH} = V_{CC}$	3.3 ± 0.5	15	—	80	—	70	MHz	
				50	—	50	—	45		
fmax	Maximum Clock Frequency	$V_{IL} = 0 V, V_{IH} = V_{CC}$	5.0 ± 0.5	15	—	130	—	110	MHz	
				50	—	90	—	75		
t _{SU}	Time of setting signal D to CP	$V_{IL} = 0 V, V_{IH} = V_{CC}$	3.3 ± 0.3	15 - 50	6.0	—	7.0	—	ns	
				5.0 ± 0.5	5.0	—	5.0	—		
t _H	Retention time, D signal to CP	$V_{IL} = 0 V, V_{IH} = V_{CC}$	3.0 ± 0.3	15 - 50	0.5	—	0.5	—		
				5.0 ± 0.5	0.5	—	0.5	—		
t _{REM}	Time of recovery of signal CP after signals SD, RD	$V_{IL} = 0 V, V_{IH} = V_{CC}$	3.0 ± 0.3	15 - 50	5.0	—	5.0	—		
				5.0 ± 0.5	3.0	—	3.0	—		
t _w	Pulse duration of CP, SD, RD signals	$V_{IL} = 0 V, V_{IH} = V_{CC}$	3.0 ± 0.3	15 - 50	6.0	—	7.0	—	pF	
				5.0 ± 0.5	5.0	—	6.0	—		
C _I	Input capacity	$V_I = 0 V$ or V_{CC}	5.0			10			pF	
						50				

- Time diagram of input and output pulses






**N SUFFIX PLASTIC DIP
(MS - 001AA)**

NOTES:

- Dimensions "A", "B" do not include mold flash or protrusions.

Maximum mold flash or protrusions 0.25 mm (0.010) per side.

	Dimension, mm	
Symbol	MIN	MAX
A	18.67	19.69
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G		2.54
H		7.62
J	0°	10°
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	

**D SUFFIX SOIC
(MS - 012AB)**

NOTES:

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.

	Dimension, mm	
Symbol	MIN	MAX
A	8.55	8.75
B	3.8	4
C	1.35	1.75
D	0.33	0.51
F	0.4	1.27
G		1.27
H		5.27
J	0°	8°
K	0.1	0.25
M	0.19	0.25
P	5.8	6.2
R	0.25	0.5