


Data Sheet December 19, 2008 FN6826.0

# Triple Analog Video Delay Line

The ISL59920 ia a triple analog delay line that provides skew compensation between three high-speed signals. These parts are ideal for compensating for the skew introduced by a typical CAT-5 cable (with differing electrical lengths on each twisted pair) when transmitting analog video.

Using a simple serial interface, the ISL59920's delay is programmable in steps of 2ns up to a total delay of 62ns on each channel. The gain of the video amplifiers can be set to x1 (0dB) or x2 (6dB) for back-termination. The delay lines require a ±5V supply.

#### **Pinout**



#### **Features**

- · 62ns total delay
- · 2.0ns delay step increments
- · Very low offset voltage
- · Drop-in compatible with the EL9115
- · Low power consumption
- Pb-free RoHS compliant 20 Ld QFN package

# **Applications**

- · Skew control for RGB video signals
- Generating programmable high-speed analog delays

# Ordering Information

PART NUMBER	PART MARKING	MAX DELAY (ns)	DELAY STEP SIZE (ns)	TYPICAL POWER DISSIPATION	PACKAGE	PKG. DWG. #
ISL59920IRZ	59920IRZ	62	2.0	645mW	20 Ld 5mm x 5mm QFN	L20.5x5C
ISL59920IRZ-T7*	59920IRZ	62	2.0	645mW	20 Ld 5mm x 5mm QFN	L20.5x5C

<sup>\*</sup>Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

# **Absolute Maximum Ratings** $(T_A = +25^{\circ}C)$

Supply Voltage (V <sub>S</sub> + to V <sub>S</sub> -)
Maximum Output Current
Storage Temperature Range65°C to +150°C
ESD Classification
Human Body Model
Machine Model
Charged Device Model

#### **Thermal Information**

Pb-free reflow profile . . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp

## **Recommended Operating Conditions**

Operating Junction Temperature	+135°C
Ambient Operating Temperature	40°C to +85°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

 $\textbf{Electrical Specifications} \qquad \text{V}_{SP} = \text{V}_{SPO} = +5\text{V}, \ \text{V}_{SM} = \text{V}_{SMP} = -5\text{V}, \ \text{GAIN} = 2, \ \text{T}_{A} = +25^{\circ}\text{C}, \ \text{exposed die plate} = -5\text{V}, \ \text{x2} = 5\text{V}, \ \text{x2} = 5\text{V}, \ \text{x3} = -5\text{V}, \ \text{x4} = -5\text{V}, \ \text{x5} = -5\text{V}, \ \text{x6} = -5\text{V}, \ \text{x8} = -5\text{V}, \ \text{x9} = -5\text{V}, \$  $R_{LOAD}$  = 150 $\Omega$  on all video outputs, unless otherwise specified.

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
d <sub>t</sub>	Delay Increment		1.8	2.1	2.5	ns
t <sub>MAX</sub>	Maximum Delay		55	63	68	ns
D <sub>ELDT</sub>	Delay Difference Between Channels for Same Delay Settings On All Channels			1.6		ns
t <sub>PD</sub>	Propagation Delay	Measured input to output, delay setting = 0ns		11		ns
BW -3dB	3dB Bandwidth, 0ns Delay Time	Delay = 0ns		153		MHz
BW ±0.1dB	±0.1dB Bandwidth, 0ns Delay Time	Delay = 0ns		50		MHz
SR	Slew Rate	Ons Delay Time		450		V/µs
t <sub>R</sub> - t <sub>F</sub>	Transient Response Time	20% to 80%, for any delay, 1V step		2.6		ns
V <sub>OVER</sub>	Voltage Overshoot	for any delay, response to 1V step input		4		%
Glitch	Switching Glitch	Output settling time from last SCLK edge		100		ns
THD	Total Harmonic Distortion	1V <sub>P-P</sub> 10MHz sinewave, offset by +0.2V at mid delay setting		-43	-38	dB
Χ	Crosstalk	Stimulate G, measure R/B at 1MHz		-80	-63	dB
V <sub>N</sub>	Output Noise	Bandwidth = 150MHz		2		mV <sub>RMS</sub>
G_0	Gain Zero Delay		1.74	1.8	1.92	V/V
G_m	Gain Mid Delay		1.67	1.8	1.97	V/V
G_f	Gain Full Delay		1.6	1.8	2	V/V
DG_m0	Difference in Gain, 0 to Mid		-8	0.6	7.5	%
DG_f0	Difference in Gain, 0 to Full		-12	-1.8	10	%
DG_fm	Difference in Gain, Mid to Full		-10	-1.7	7.5	%
V <sub>IN</sub>	Input Voltage Range	Gain remains > 90% of nominal, Gain = 2	-0.7		1.1	V
I <sub>B</sub>	R <sub>IN</sub> , G <sub>IN</sub> , B <sub>IN</sub> Input Bias Current		3	6	8	μΑ
V <sub>OS</sub>	Output Offset Voltage	Post offset calibration (Note 2), Delay = 0ns and Delay = Full	-25	-4	+20	mV
Z <sub>OUT</sub>	Output Impedance		4.5	5.4	6.3	Ω
		Chip enable = 0V		8		ΜΩ
+PSRR	Rejection of Positive Supply			-42	-29	dB
-PSRR	Rejection of Negative Supply			-58	-46	dB
lout	Output Drive Current	10Ω load, 0.5V drive	43	53	70	mA
V <sub>IH</sub>	Logic High	Switch high threshold			1.6	V

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
V <sub>IL</sub>	Logic Low	Switch low threshold	0.8			V
POWER SUPPL	Y CHARACTERISTICS				•	
V+	V <sub>SP</sub> , V <sub>SPO</sub> Positive Supply Range		+4.5		+5.5	V
V-	V <sub>SM</sub> , V <sub>SMO</sub> Negative Supply Range		-4.5		-5.5	V
I <sub>SP</sub>	Positive Supply Current (Note 1)		98	115	127	mA
I <sub>SPO</sub>	Positive Output Supply Current (Note 1)		11.3	13	15.3	mA
I <sub>SM</sub>	Negative Supply Current (Note 1)		-35.45	-31	-26	mA
I <sub>SMO</sub>	Negative Output Supply Current (Note 1)		-15	-13	-11	mA
Δl <sub>SP</sub>	Supply Current (Note 1)	Increase in I <sub>SP</sub> per unit step in delay per channel		0.9		mA
ISTANDBY	Positive Supply Standby Current (Note 1)	Chip enable = 0V		2.6		mA
SERIAL INTER	FACE CHARACTERISTICS					
t <sub>MAX</sub>	Max SCLOCK Frequency	Maximum programming clock speed			10	MHz
t <u>sen</u> setup	SENABLE to SCLOCK falling edge setup time. See Figure 14.	SENABLE falling edge should occur at least tSEN_SETUP ns after previous (ignored) clock and tSEN_SETUP before next (desired) clock. Clock edges occurring within t_en_ck of the SENABLE falling edge will have indeterminate effect.		10		ns
<sup>†</sup> SEN_CYCLE	Minimum Separation Between SENABLE rising edge and next SENABLE falling edge. See Figure 14.	If SENABLE is taken low less than 3µs after it was taken high, there is a small possibility that an offset correction will not be initiated.	3			μs

#### NOTE:

- 1. All supply currents measured with Delay R = 0ns, G = mid delay, B = full delay.
- 2. Offset measurements are referred to  $75\Omega$  load as shown in Figure 1.




FIGURE 1.  $V_{OS}$  MEASUREMENT CONDITIONS

# Pin Descriptions

PIN NUMBER	PIN NAME	PIN DESCRIPTION	
1	V <sub>SP</sub>	+5V for delay circuitry and input amp	
2	R <sub>IN</sub>	Red channel video input	
3	GND	0V for delay circuitry supply	
4	G <sub>IN</sub>	Green channel video input	
5	V <sub>SM</sub>	-5V for input amp	
6	B <sub>IN</sub>	Blue channel video input	
7	CENABLE	Chip Enable input, active high: logical high enables chip, low disables chip	
8	SENABLE	Serial Enable input, active low: logical low enables serial communication	
9	SDATA	Serial Data input, logic threshold 1.2V: data to be programmed into chip	
10	SCLOCK	Serial Clock input: Clock to enter data; logical; data written on negative edge	
11	B <sub>OUT</sub>	Blue channel video output	
12	V <sub>SMO</sub>	-5V for video output buffers	
13	G <sub>OUT</sub>	Green channel video output	
14	GNDO	0V reference for input and output buffers	
15	R <sub>OUT</sub>	Red channel video output	
16	V <sub>SPO</sub>	+5V for video output buffers	
17	TESTB	Blue channel phase detector output	
18	TESTG	Green channel phase detector output	
19	TESTR	Red channel phase detector output	
20	X2	Gain Select Input: logical high = 2x (+6dB), logical low = 1x (0dB)	
Thermal Pad		Tie to -5V copper plane (inner or bottom layer) for best thermal conductivity. Use many vias to minimize thermal resistance between thermal pad and copper plane. Do not connect to GND - connection to GND is equivalent to shorting the -5V and GND planes together.	

# **Typical Performance Curves**




FIGURE 2. FREQUENCY RESPONSE (GAIN = 1)




FIGURE 3. FREQUENCY RESPONSE (GAIN = 2)




FIGURE 4. OFFSET CORRECTION DAC ADJUST




FIGURE 5. NOISE SPECTRUM (10k TO 500MHz)




FIGURE 6. RISE/FALL TIME vs DELAY TIME (GAIN = 1)




FIGURE 7. RISE/FALL TIME vs DELAY TIME (GAIN = 2)

# Typical Performance Curves (Continued)




FIGURE 8. HARMONIC DISTORTION vs FREQUENCY




FIGURE 9. POSITIVE SUPPLY CURRENT (V<sub>SP</sub>) vs DELAY TIME




FIGURE 10.  $I_{SUPPLY}$ + vs  $V_{SUPPLY}$ +




FIGURE 11. I<sub>SUPPLY</sub>- vs V<sub>SUPPLY</sub>-




FIGURE 12. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 13. ISL59920 BLOCK DIAGRAM

# Applications Information

The ISL59920 is a triple analog delay line that provides skew compensation between three high-speed signals. This device compensates for time skew introduced by a typical CAT-5 cable with differing electrical lengths (due to different twist ratios) on each pair. The device can be programmed, via its SPI interface, to independently compensate for the three different cable delays while maintaining 120MHz bandwidth at its maximum setting.

TABLE 1.

PART NUMBER	MAX DELAY (ns)	DELAY INCREMENT (ns)
ISL59920	62	2.0

Figure 13 shows the ISL59920 block diagram. The 3 analog inputs are ground referenced single-ended signals. After the signal is received, the delay is introduced by switching filter blocks into the signal path. Each filter block is an all-pass filter introducing 2ns delay. In addition to adding delay, each filter block also introduces some low pass filtering. As a result, the bandwidth of the signal path decreases from 150MHz at 0ns delay setting to 120MHz at the maximum delay setting, as shown in Figures 2 and 3 of the "Typical Performance Curves" on page 5.

In operation, it is best to allocate the most delayed signal Ons delay then increase the delay on the other channels to bring them into line. This will result in delay compensation with the lowest power and distortion.

#### Serial Bus Operation

The ISL59920 is programmed via 8 bit words sent through its serial interface. The first bit (MSB) of SDATA is latched on the first falling clock edge after SENABLE goes low, as shown in Figure 14. This bit should be a 0 under all conditions except one (described in the subsequent Offset Compensation section). The next two bits determine the color register to be written to: 01 = R, 02 = G, and 03 = B (00 is reserved for test use). The final five bits set the delay for the specified color. After 8 bits are latched, any additional clocks are treated as a new word (data is shifted directly to the final registers as it is clocked in). This allows the user to write (for example) the 24 bits of data necessary for R, G, and B as a single 24 bit word. It is the user's responsibility to send complete multiples of 8 clock cycles. The serial state machine is reset on the falling edge of SENABLE, so any data corruption that may have occurred due to too many or two few clocks can be corrected with a new word with the correct number of clocks. The initial value of all registers on power-up is 0.




FIGURE 14. SERIAL TIMING

**TABLE 2. SERIAL BUS DATA** 

vwxyz	ISL59920 DELAY	vwxyz	ISL59920 DELAY
00000	0	10000	32
00001	2	10001	34
00010	4	10010	36
00011	6	10011	38
00100	8	10100	40
00101	10	10101	42
00110	12	10110	44
00111	14	10111	46
01000	16	11000	48
01001	18	11001	50
01010	20	11010	52
01011	22	11011	54
01100	24	11100	56
01101	26	11101	58
01110	28	11110	60
01111	30	11111	62

NOTE: Delay register word = 0abvwxyz; Red register - ab = 01; Green register - ab = 10; Blue register - ab = 11; vwxyz selects delay.

#### Offset Compensation

Each delay stage of the ISL59920 contributes a small amount of offset to the signal. At the max delay of 31 stages, the magnitude of that offset may be 100mV or more. In addition, the offset voltage may have a temperature coefficient, so that temperature variations can cause the offset to drift from its nominal value. The power consumption (and thus the die temperature) of the ISL59920 itself changes as delay stages are added or removed to match the delay to the actual cable length. All of these factors can make offset voltage an issue in some applications.

To counter the effects of offset, the ISL59920 incorporates a offset compensation circuit that reduces the offset to less than ±25mV. An offset correction cycle is triggered by the

rising edge of the SENABLE pin after writing a delay word to any of the 3 channels. The offset calibration starts about 500ns after the SENABLE rising edge to allow the ISL59920 time to settle (electrically and thermally) to the new delay setting. It lasts about 2.5μs, for a total offset correction time of 3.0μs. During calibration, the ISL59920's inputs are internally shorted together (however the characteristics of the ISL59920's differential input pins stay the same), and the offset of the output stage is adjusted until it has been minimized.

In addition to automatically after a delay change (or any register write), an additional offset calibration may be initiated at any time, such as:

- When the die temperature changes. Applying power to the ISL59920 will cause the die temperature to quickly increase then slowly settle over 20 to 30 seconds.
   Because the ISL59920 powers-down unused delay stages (to minimize power consumption), the die temp will also change and settle after a delay change. Initiating an offset 20 seconds (or longer, depending on the thermal characteristics of the system) after power-on or a delay change will minimize the offset in normal operation thereafter.
- When the ambient temperature changes. If you are monitoring the temperature, initiate a calibration every time the temperature shifts by 5 to 10 degrees. If you are not monitoring temperature, initiate a calibration periodically, as expected by the environment the device is in
- After a CENABLE (Chip Enable) cycle. The CENABLE pin may be taken low to put the ISL59920 in a low power standby mode to conserve power when not needed. When the CENABLE pin goes high to exit this low power mode, the ISL59920 will recall the delay settings but it will not recall the correct offset calibration settings, so to maintain low offset, a write to the delay register is required after a CENABLE cycle. Offset errors may be as large as ±200mV coming out of standby mode recalibration is a necessity. For best performance, initiate an additional

calibration again once the die temperature has settled (20 to 30 seconds after coming out of standby).

• After a gain change (X2 pin changes state). The systematic offset is different for a gain of x1 vs. a gain of x2, so an offset calibration is recommended after a gain change. However in a typical application the gain is permanently fixed at x1 or x2, so this is not usually a concern.

#### Test Pins

Three test pins are provided (Test R, Test G, Test B). During normal operation, the test pins output pulses of current for a duration of the overlap between the inputs, as shown in Figure 15:

 $TEST_R$  pulse =  $RED_{OLIT}$  (A) with respect to  $GREEN_{OLIT}$  (B)

TEST<sub>G</sub> pulse = GREEN<sub>OUT</sub> with respect to BLUE<sub>OUT</sub>


TEST<sub>B</sub> pulse = BLUE<sub>OUT</sub> with respect to RED<sub>OUT</sub>

Averaging the current gives a direct measure of the delay between the two edges. When A precedes B the current pulse is +50µA, and the output voltage goes up. When B precedes A, the pulse is -50µA.

For the logic to work correctly, A and B must have a period of overlap while they are high (a delay longer than the pulse width cannot be measured).

Signals A and B are derived from the video input by comparing the video signal with a slicing level, which is set by an internal DAC. This enables the delay to be measured either from the rising edges of sync-like signals encoded on top of the video or from a dedicated set-up signal. The outputs can be used to set the correct delays for the signals received.

The DAC level is set through the serial input by bits 1 through 4 directed to the test register (00).



### Internal DAC Voltage

The slice level of the internal DAC may be programmed by writing a byte to the test register (00). Table 3 shows the values that should be written to change the DAC slice level. Please keep in mind when writing to the test register that the LSB should always be zero.

Referred to the input, the DAC slice range for the ISL59920 is cut in half for gain of 2 mode because the slicing occurs after the x1/x2 stage output amplifier. (In the EL9115, the slicing occurred before the amplifier so the range of the DAC voltage was the same for either gain of 1 or gain of 2.)

**TABLE 3. DAC VOLTAGE RANGE - INPUT REFERRED** 

wxyz	DAC RANGE [mV] (GAIN 1)	DAC RANGE [mV] (GAIN 2)
1000	-400	-200
1001	-350	-175
1010	-300	-150
1011	-250	-125
1100	-200	-100
1101	-150	-75
1110	-100	-50
1111	-50	-25
0000	0	0
0001	50	25
0010	100	50
0011	150	75
0100	200	100
0101	250	125
0110	300	150
0111	350	175

NOTE: Test Register word = 000wxyz0. wxyz fed to DAC. z is LSB

#### **Power Dissipation**

As the delay setting increases, additional filter blocks turn on and insert into the signal path. When the delay per channel increments,  $V_{SP}$  current increases by 0.9mA while  $V_{SM}$  does not change significantly. Under the extreme settings, the positive supply current reaches 141mA and the negative supply current can be 41mA. Operating at  $\pm 5V$  power supply, the worst-case ISL59920 power dissipation is:

$$PD = 5 \cdot 141 \,\text{mA} + 5 \cdot 41 \,\text{mA} = 910 \,\text{mW}$$
 (EQ. 1)

The minimum  $\theta_{JA}$  required for long term reliable operation of the ISL59920 is calculated using Equation 2:

$$\theta_{JA} = (T_J - T_A)/PD = 55^{\circ}C/W \tag{EQ. 2}$$


Where:


T<sub>.1</sub> is the maximum junction temperature (+135°C)


T<sub>A</sub> is the maximum ambient temperature (+85°C)


For a 20 Ld package on a well laid-out PCB with good connectivity between the QFN's pad and the PCB copper area, 31°C/W  $\theta_{JA}$  thermal resistance can be achieved. This yields a much higher power dissipation of 3.54W using Equation 2 (see Figure 12). To disperse the heat, the bottom heat spreader must be soldered to the PCB. Heat flows through the heat spreader to the circuit board copper then spreads and convects to air. Thus, the PCB copper plane becomes the heatsink (see TB389). This has proven to be a very effective technique. A separate application note, which details the 20 Ld QFN PCB design considerations, is available.

# Quad Flat No-Lead Plastic Package (QFN)









# L20.5x5C 20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220)

	MILLIMETERS			
SYMBOL	MIN NOMINAL MAX		NOTES	
Α	0.80 0.90 1.00		-	
A1	0.00	0.02	0.05	-
b	0.28	0.30	0.32	-
С		0.20 REF		
D	5.00 BASIC			-
D2	3.70 REF			8
E	5.00 BASIC			-
E2	3.70 REF			8
е	0.65 BASIC			-
L	0.35 0.40 0.45			-
N	20			4
ND	5 REF			6
NE	5 REF			5

Rev. 0 6/06

#### NOTES:

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Tiebar view shown is a non-functional feature.
- 3. Bottom-side pin #1 I.D. is a diepad chamfer as shown.
- 4. N is the total number of terminals on the device.
- 5. NE is the number of terminals on the "E" side of the package (or Y-direction).
- ND is the number of terminals on the "D" side of the package (or X-direction). ND = (N/2)-NE.
- 7. Inward end of terminal may be square or circular in shape with radius (b/2) as shown.
- 8. If two values are listed, multiple exposed pad options are available. Refer to device-specific datasheet.
- 9. One of 10 packages in MDP0046

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com