

M66310P/FP

16-Bit LED Driver with Shift Register and Latch

REJ03F0176-0201 Rev.2.01 Mar 31, 2008

Description

M66310P/FP is a LED array driver having a 16 bit serial-input and parallel output shift-register function with direct coupled reset input and output latch function.

This product guarantees the output electric current of 24 mA which is sufficient for cathode common LED drive, capable of flowing 16 bits continuously at the same time.

Parallel output is open drain output.

In addition, as this product has been designed in complete CMOS, power consumption can be greatly reduced when compared with conventional BIPOLAR or Bi-CMOS products.

Furthermore, pin layout ensures the realization of an easy printed circuit.

Features

- Cathode common LED drive
- High output current all parallel output I_{OH} = -24 mA simultaneous lighting available
- Low power dissipation: 100 μW/package (max)

 $(V_{CC} = 5 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}, \text{ quiescent state})$

- High noise margin schmitt input circuit provides responsiveness to a long line length.
- Equipped with direct-coupled reset
- Open drain output (except serial data output)
- Wide operating temperature range: Ta = -40 to +85°C
- Pin layout facilitates printed circuit wiring. (This layout facilitates cascade connection and LED connection.)


Application

LED array drive of BUTTON TELEPHONE


LED array drive of ERASER of a PPC copier

Other various LED modules

Logic Diagram



Pin Arrangement



Functional Description

As M66310P/FP uses silicon gate CMOS process, it realizes high-speed and high-output currents sufficient for LED drive while maintaining low power consumption and allowance for high noises.

Each bit of a shift-register consists of two flip-flops having independent clocks for shifting and latching.

As for clock input, shift clock input CK_S and latch clock input CK_L are independent from each other, shift and latch operations being made when "L" changes to "H".

Serial data input A is the data input of the first-step shift-register and the signal of A shifts shifting registers one by one when a pulse is impressed to CK_S . When A is "L", the signal of "L" shifts.

When the pulse is impressed to CK_L , the contents of the shifting register at that time are stored in a latching register, and they appear in the outputs from Q_A to Q_P .

Outputs from Q_A to Q_P are open drain outputs.

To extend the number of bits, use the serial data output SQ_P which shows the output of the shifting register of the 16th bit.

If CK_S and CK_L are connected, the state of the shifting register with one clock delay is outputted to Q_A to Q_P.

When reset input \overline{R} is changed to "L", Q_A to Q_P and SQ_P are reset. In this case, shifting and latching registers are reset.

If "H" is impressed to output enable input \overline{OE} , $\overline{Q_A}$ to Q_P reaches the high impedance state, but SQ_P does not reach the high impedance state. Furthermore, change in \overline{OE} does not affect shift operation.

Function Table (Note)

		Input					Parallel Data Output							Serial Data Output										
Operation	Mode	R	CKs	CKL	Α	ŌĒ	Q_A	Q_B	Q_{c}	Q_D	Q_{E}	Q_F	Q_{G}	Q _H	Q _I	Q_J	Q_{K}	Q_L	Q_{M}	Q_N	Qo	Q_{P}	SQ _P	Remarks
Reset		L	Х	Х	Х	Х	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	L	-
Shift	Shift t1	Н	1	Х	Н	L	Q_A^0	Q_B^0	Q _C ⁰	Q_D^0	Q_E^0	Q _F ⁰	Q_G^0	Q_H^0	Q_I^0	Q _J 0	Q_{K}^{0}	Q_L^0	Q_M^0	Q_N^0	Q _o 0	Q_P^0	q _o ⁰	Output
latch	Latch t2	Н	Х	1	Х	L	Н	q_A^0	q _B ⁰	q _C ⁰	q_D^0	q _E ⁰	q _F ⁰	q_G^0	q _H ⁰	q _I ⁰	q _J 0	q _K ⁰	q_L^0	q_M^0	q _N ⁰	q_0^0	q _o 0	lighting H"
operation	Shift t1	Н	1	Х	L	L	Q_A^0	Q _B ⁰	Q _C ⁰	Q_D^0	Q_E^0	Q _F ⁰	Q_{G^0}	Q_H^0	Q_I^0	Q_{J}^{0}	Q _K 0	Q_L^0	Q_M^0	Q_N^0	Q_0^0	Q_P^0	q _o 0	Output
	Latch t2	Н	Х	1	Х	L	Z	q_A^0	q _B ⁰	q_c^0	q_D^0	q _E 0	q_F^0	q_G^0	q _H ⁰	q _I ⁰	q _J 0	q _K ⁰	q_L^0	q _M ⁰	q _N ⁰	q _o ⁰	q _o 0	lights-out "L"
Output dis	able	Х	Х	Х	Х	Н	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	q_P	-

Note

- 1: Change from low-level to high-level
- Q⁰: Output state Q before CK_L changed
- X: Irrelevant
- q0: Contents of shift register before CKs changed
- q: Contents of shift register
- t₁, t₂: t₂ is set after t₁ is set
- Z: High impedance

Absolute Maximum Ratings

 $(Ta = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted})$

Item	Symbol	Ratings	Unit	Conditions					
Supply voltage		V _{CC}	−0.5 to +7.0	V					
Input voltage		VI	-0.5 to $V_{CC} + 0.5$	V					
Output voltage	ut voltage		ut voltage		ut voltage		-0.5 to V _{CC} + 0.5	V	
Input protection diode current	n diode current		-20	mA	$V_I < 0 V$				
		20		$V_{I} > V_{CC}$					
Output parasitic diode current		I _{OK}	-20	mA	V _O < 0 V				
			20		Vo > Vcc				
Output current per output pin	Q _A to Q _P	lo	-50	mA					
	SQ₽		±25						
Supply/GND current	Icc	-410, +20	mA	V _{CC} , GND					
Power dissipation	Pd	500	mW	(Note)					
Storage temperature range		Tstg	-65 to +150	°C					

Note: M66310FP; Ta = -40 to $+70^{\circ}C$, Ta = 70 to $85^{\circ}C$ are derated at -6 mW/ $^{\circ}C$.

Recommended Operating Conditions

 $(Ta = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted})$

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5	5	5.5	V
Input voltage	V _I	0	_	V _{cc}	V
Output voltage	Vo	0	_	V _{CC}	V
Operating temperature range	Topr	-40	_	+85	°C

Electrical Characteristics

 $(V_{CC} = 4.5 \text{ to } 5.5 \text{ V}, \text{ unless otherwise noted})$

				Limits	1				
		Ta	a = 25°	C	Ta = -40	to +85°C			
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Co	onditions
Positive- going threshold voltage	V _{T+}	0.35×V _{CC}		0.7×V _{CC}	0.35×V _{CC}	0.7×V _{CC}	V	$V_0 = 0.1V$, V_{CO}	c-0.1V I _O = 20 μA
Negative- going threshold voltage	V _T	0.2×V _{CC}	1	0.55×V _{CC}	0.2×V _{CC}	0.55×V _{CC}	V	$V_O = 0.1V$, V_{CO}	c-0.1V I _O = 20 μA
High-level	V _{OH}	V _{CC} -0.1		_	V _{CC} -0.1		V	$V_I = V_{T_+}, \ V_{T^-}$	$I_{OH} = -20 \mu A$
output		3.83		_	3.66	_	-	$V_{CC} = 4.5 \text{ V}$	I _{OH} = -24 mA
voltage Q _A to Q _P		3.50	_	_	3.25	_		. C	$I_{OH} = -40 \text{ mA}^{(Note)}$
High-level	Voн	V _{CC} -0.1	_	_	V _{CC} -0.1	_	V	$V_I = V_{T_+}, \ V_{T-}$	I _{OH} = -20 μA
output voltage SQ _P		3.83		_	3.66	ı		$V_{CC} = 4.5 \text{ V}$	$I_{OH} = -4 \text{ mA}$
Low-level	VoL	_		0.1	_	0.1	V	$V_I = V_{T_+}, \ V_{T}$	$I_{OL} = 20 \mu A$
output voltage SQ _P		_	1	0.44	_	0.53		$V_{CC} = 4.5 \text{ V}$	$I_{OL} = 4 \text{ mA}$
High-level input current	I _{IH}	_	1	0.5	_	5.0	μΑ	$V_{I} = V_{CC}, V_{CC} =$	= 5.5 V
Low-level input current	I _{IL}	_	1	-0.5		-5.0	μА	$V_I = GND$, $V_{CC} = 5.5 \text{ V}$	
Maximum	lo	_		1.0	V _	10.0	μΑ	$V_I=V_{T_+},\ V_{T}$	$V_O = V_{CC}$
output leakage current Q _A to Q _P		_		-1.0	_	-10.0		$V_{CC} = 5.5 \text{ V}$	$V_0 = GND$
Quiescent supply current	I _{CC}			20.0	_	200.0	μА	V _I = V _{CC} , GND), V _{CC} = 5.5 V

Note: M66310 is used under the condition of an output current $I_{OH} = -40$ mA, the number of simultaneous drive outputs are restricted as shown in the Duty Cycle- I_{OH} of Standard characteristics.

Switching Characteristics

 $(V_{CC} = 5V)$

		Limits						
			Ta = 25°C	Ta = -4		to +85°C		
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions
Maximum clock frequency	f _{max}	5	_	_	4	_	MHz	$C_L = 50 pF$
Low-level to high-level and	t _{PLH}	_	_	100	_	130	ns	$R_L = 1 \text{ k}\Omega$ (Note 2)
high-level to low-level output propagation time (CK _S -SQ _P)	t _{PHL}	_	_	100	_	130	ns	(Note 2)
High-level to low-level output propagation time (R-SQ _P)	t _{PHL}	1		100	_	130	ns	
High-level to low-level output propagation time (\overline{R} - Q_A to Q_P)	t _{PHZ}	1		150		200	ns	
Low-level to high-level and	t _{PZH}	1	_	100	_	130	ns	
high-level to low-level output propagation time (CK _L -Q _A to Q _P)	t _{PHZ}	1		150	_	200	ns	
Output enable time to low-	t _{PZH}	1	_	100		130	ns	
level and high-level (OE-Q _A to Q _P)	t _{PHZ}	_	_	150	0	200	ns	
Input Capacitance	Cı	_	_	10		10	pF	
Output Capacitance	Co	_	_	15	_	15	pF	$\overline{OE} = V_{CC}$
Power dissipation Capacitance (Note 1)	C _{PO}		11	0	_	_	pF	

Note: 1. C_{PD} is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)

The power dissipated during operation under no-load conditions is calculated using the following formula:


 $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_I + I_{CC} \bullet V_{CC}$

Timing Requirements

 $(V_{CC} = 5 V)$


				Limits				
			Ta = 25°C		Ta = -40	to +85°C		
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions
CK _S , CK _L , R pulse width	t _w	100	_	_	130	_	ns	(Note 2)
A setup time with respect to CKs	t _{su}	100	_	_	130	_	ns	
CK _S setup time with respect to CK _L	t _{su}	100	_	_	130		ns	
A hold time with respect to CK _S	t _h	10	_	_	15		ns	
R, recovery time with respect to CK _S , CK _L	t _{rec}	50		_	70		ns	

Note: 2. Test Circuit




- (1) The pulse generator (PG) has the following characteristics (10% to 90%): tr = 6 ns, tf = 6 ns
- (2) The capacitance C_L includes stray wiring capacitance and the probe input capacitance.


Typical Characteristics




Timing Chart



Package Dimensions







Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application critical examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to the date this document in the such and the procedure of the date this document. The procedure is such as the procedure of the procedure of the procedure of the date this document. The procedure is such as the procedure of the procedure



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510