ardware Manua

R8C/33A Group Hardware Manual

RENESAS MCU M16C FAMILY / R8C/Tiny SERIES

Preliminary

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Technology Corp. without notice. Please review the latest information published by Renesas Technology Corp. through various means, including the Renesas Technology Corp. website (http://www.renesas.com).

Rev.0.10

Revision Date: Feb 29, 2008

Renesas Technology www.renesas.com

Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
 You should not use the products or the technology described in this document for the purpose of military
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life
 - Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

How to Use This Manual

Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual.

The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the R8C/33A Group. Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Technology Web site.

| Document Type | Description | Document Title | Document No. |
|------------------|---|---|---------------|
| Datasheet | Hardware overview and electrical characteristics | R8C/33A Group | REJ03B0228 |
| | | Datasheet | |
| Hardware manual | Hardware specifications (pin assignments, | R8C/33A Group | This hardware |
| | memory maps, peripheral function | Hardware Manual | manual |
| | specifications, electrical characteristics, timing | | |
| | charts) and operation description | | |
| | Note: Refer to the application notes for details on | | |
| | using peripheral functions. | | |
| Software manual | Description of CPU instruction set | R8C/Tiny Series | REJ09B0001 |
| | | Software Manual | |
| Application note | Information on using peripheral functions and | Available from Renesas Technology Web site. | |
| | application examples | | |
| | Sample programs | | |
| | Information on writing programs in assembly | | |
| | language and C | | |
| Renesas | Product specifications, updates on documents, | | |
| technical update | etc. | | |

2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1) Register Names, Bit Names, and Pin Names

Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word "register," "bit," or "pin" to distinguish the three categories.

Examples the PM03 bit in the PM0 register

P3_5 pin, VCC pin

(2) Notation of Numbers


The indication "b" is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication "h" is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format.

Examples Binary: 11b

Hexadecimal: EFA0h Decimal: 1234

3. Register Notation

The symbols and terms used in register diagrams are described below.



*1

R/W: Read and write.

R: Read only.

W: Write only.

-: Nothing is assigned.

*2

· Reserved bit

Reserved bit. Set to specified value.

*3

• Nothing is assigned.

Nothing is assigned to the bit. As the bit may be used for future functions, if necessary, set to 0.

• Do not set to a value.

Operation is not guaranteed when a value is set.

• Function varies according to the operating mode.

The function of the bit varies with the peripheral function mode. Refer to the register diagram for information on the individual modes.

4. List of Abbreviations and Acronyms

| Abbreviation | Full Form |
|--------------|--|
| ACIA | Asynchronous Communication Interface Adapter |
| bps | bits per second |
| CRC | Cyclic Redundancy Check |
| DMA | Direct Memory Access |
| DMAC | Direct Memory Access Controller |
| GSM | Global System for Mobile Communications |
| Hi-Z | High Impedance |
| IEBus | Inter Equipment Bus |
| I/O | Input/Output |
| IrDA | Infrared Data Association |
| LSB | Least Significant Bit |
| MSB | Most Significant Bit |
| NC | Non-Connection |
| PLL | Phase Locked Loop |
| PWM | Pulse Width Modulation |
| SFR | Special Function Register |
| SIM | Subscriber Identity Module |
| UART | Universal Asynchronous Receiver/Transmitter |
| VCO | Voltage Controlled Oscillator |

Table of Contents

| SFR Pag | e Reference | B - 1 |
|---------|--|-------|
| 1. Ov | /erview | 1 |
| 1.1 | Features | 1 |
| 1.1.1 | Applications | 1 |
| 1.1.2 | Specifications | 2 |
| 1.2 | Product List | 4 |
| 1.3 | Block Diagram | 5 |
| 1.4 | Pin Assignment | 6 |
| 1.5 | Pin Functions | 8 |
| 2. Ce | entral Processing Unit (CPU) | 10 |
| 2.1 | Data Registers (R0, R1, R2, and R3) | 11 |
| 2.2 | Address Registers (A0 and A1) | 11 |
| 2.3 | Frame Base Register (FB) | 11 |
| 2.4 | Interrupt Table Register (INTB) | 11 |
| 2.5 | Program Counter (PC) | 11 |
| 2.6 | User Stack Pointer (USP) and Interrupt Stack Pointer (ISP) | 11 |
| 2.7 | Static Base Register (SB) | 11 |
| 2.8 | Flag Register (FLG) | 11 |
| 2.8.1 | Carry Flag (C) | 11 |
| 2.8.2 | Debug Flag (D) | 11 |
| 2.8.3 | Zero Flag (Z) | 11 |
| 2.8.4 | Sign Flag (S) | 11 |
| 2.8.5 | Register Bank Select Flag (B) | 11 |
| 2.8.6 | Overflow Flag (O) | 11 |
| 2.8.7 | Interrupt Enable Flag (I) | 12 |
| 2.8.8 | Stack Pointer Select Flag (U) | 12 |
| 2.8.9 | Processor Interrupt Priority Level (IPL) | 12 |
| 2.8.10 | Reserved Bit | 12 |
| 3. Me | emory | 13 |
| 3.1 | R8C/33A Group | 13 |
| 4 Cm | ocial Function Degisters (CFDs) | 4.4 |
| 4. Sp | ecial Function Registers (SFRs) | 14 |
| | esets | |
| 5.1 | Registers | |
| 5.1.1 | Processor Mode Register 0 (PM0) | |
| 5.1.2 | Reset Source Determination Register (RSTFR) | |
| 5.1.3 | Option Function Select Register (OFS) | |
| 5.1.4 | Option Function Select Register 2 (OFS2) | |
| 5.2 | Hardware Reset | |
| 5.2.1 | When Power Supply is Stable | |
| 5.2.2 | Power On | |
| 5.3 | Power-On Reset Function | |
| 5.4 | Voltage Monitor 0 Reset | |
| 5.5 | Watchdog Timer Reset | |
| 5.6 | Software Reset | 35 |

| 5.7 | Cold Start-Up/Warm Start-Up Determination Function | 36 |
|-------|---|----|
| 5.8 | Reset Source Determination Function | 36 |
| 6. V | oltage Detection Circuit | 37 |
| 6.1 | Overview | |
| 6.2 | Registers | 41 |
| 6.2.1 | | |
| 6.2.2 | | |
| 6.2.3 | Voltage Detect Register (VCA1) | 42 |
| 6.2.4 | 4 Voltage Detect Register 2 (VCA2) | 43 |
| 6.2.5 | Voltage Detection 1 Level Select Register (VD1LS) | 44 |
| 6.2.6 | 6 Voltage Monitor 0 Circuit Control Register (VW0C) | 45 |
| 6.2.7 | 7 Voltage Monitor 1 Circuit Control Register (VW1C) | 46 |
| 6.2.8 | 8 Voltage Monitor 2 Circuit Control Register (VW2C) | 47 |
| 6.2.9 | 9 Option Function Select Register (OFS) | 48 |
| 6.3 | VCC Input Voltage | 49 |
| 6.3.1 | 1 Monitoring Vdet0 | 49 |
| 6.3.2 | 2 Monitoring Vdet1 | 49 |
| 6.3.3 | 3 Monitoring Vdet2 | 49 |
| 6.4 | Voltage Monitor 0 Reset | 50 |
| 6.5 | Voltage Monitor 1 Interrupt | 51 |
| 6.6 | Voltage Monitor 2 Interrupt | 53 |
| 7. l/ | O Ports | 55 |
| 7.1 | Functions of I/O Ports | 55 |
| 7.2 | Effect on Peripheral Functions | 56 |
| 7.3 | Pins Other than I/O Ports | |
| 7.4 | Registers | 68 |
| 7.4.1 | Port Pi Direction Register (PDi) (i = 0 to 4) | 68 |
| 7.4.2 | 2 Port Pi Register (Pi) (i = 0 to 4) | 69 |
| 7.4.3 | 3 Timer RA Pin Select Register (TRASR) | 70 |
| 7.4.4 | Timer RB/RC Pin Select Register (TRBRCSR) | 70 |
| 7.4.5 | Timer RC Pin Select Register 0 (TRCPSR0) | 71 |
| 7.4.6 | 6 Timer RC Pin Select Register 1 (TRCPSR1) | 72 |
| 7.4.7 | 7 UARTO Pin Select Register (U0SR) | 73 |
| 7.4.8 | 8 UART1 Pin Select Register (U1SR) | 73 |
| 7.4.9 | 9 UART2 Pin Select Register 0 (U2SR0) | 74 |
| 7.4. | 10 UART2 Pin Select Register 1 (U2SR1) | 74 |
| 7.4. | 11 SSU/IIC Pin Select Register (SSUIICSR) | 75 |
| 7.4.1 | 12 INT Interrupt Input Pin Select Register (INTSR) | 75 |
| 7.4.1 | 13 Pull-Up Control Register 0 (PUR0) | 76 |
| 7.4.1 | 14 Pull-Up Control Register 1 (PUR1) | 76 |
| 7.4.1 | | |
| 7.4.1 | | |
| 7.4.1 | | |
| 7.4.1 | | |
| 7.4.1 | | |
| 7.4.2 | | |
| 7.5 | Port Settings | 82 |

| 7.6 | Unassigned Pin Handling | 94 |
|-----|--|-----|
| 8. | Bus | 95 |
| 9. | Clock Generation Circuit | 97 |
| 9.1 | Overview | 97 |
| 9.2 | Registers | |
| | 2.1 System Clock Control Register 0 (CM0) | |
| | 2.2 System Clock Control Register 1 (CM1) | |
| 9.2 | 2.3 System Clock Control Register 3 (CM3) | |
| 9.2 | 2.4 Oscillation Stop Detection Register (OCD) | |
| 9.2 | 2.5 High-Speed On-Chip Oscillator Control Register 7 (FRA7) | |
| 9.2 | 2.6 High-Speed On-Chip Oscillator Control Register 0 (FRA0) | 104 |
| 9.2 | 2.7 High-Speed On-Chip Oscillator Control Register 1 (FRA1) | 104 |
| 9.2 | 2.8 High-Speed On-Chip Oscillator Control Register 2 (FRA2) | 105 |
| 9.2 | 2.9 Clock Prescaler Reset Flag (CPSRF) | |
| 9.2 | 2.10 High-Speed On-Chip Oscillator Control Register 4 (FRA4) | 106 |
| 9.2 | 2.11 High-Speed On-Chip Oscillator Control Register 5 (FRA5) | |
| 9.2 | 2.12 High-Speed On-Chip Oscillator Control Register 6 (FRA6) | |
| 9.2 | 2.13 High-Speed On-Chip Oscillator Control Register 3 (FRA3) | 106 |
| 9.2 | 2.14 Voltage Detect Register 2 (VCA2) | |
| 9.3 | XIN Clock | |
| 9.4 | On-Chip Oscillator Clock | 110 |
| 9.4 | 4.1 Low-Speed On-Chip Oscillator Clock | |
| 9.4 | 4.2 High-Speed On-Chip Oscillator Clock | |
| 9.5 | XCIN Clock | |
| 9.6 | CPU Clock and Peripheral Function Clock | |
| 9.0 | 6.1 System Clock | |
| 9.0 | 6.2 CPU Clock | |
| 9.0 | 6.3 Peripheral Function Clock (f1, f2, f4, f8, and f32) | 112 |
| 9.0 | 6.4 fOCO | |
| | 6.5 fOCO40M | |
| | 6.6 fOCO-F | |
| 9.0 | 6.7 fOCO-S | 113 |
| 9.0 | 6.8 fOCO128 | |
| | 6.9 fC, fC2, fC4, and fC32 | |
| | 6.10 fOCO-WDT | |
| 9.7 | Power Control | |
| 9.′ | 7.1 Standard Operating Mode | 114 |
| 9.′ | 7.2 Wait Mode | |
| 9. | 7.3 Stop Mode | |
| 9.8 | Oscillation Stop Detection Function | |
| | 8.1 How to Use Oscillation Stop Detection Function | |
| 9.9 | Notes on Clock Generation Circuit | |
| | 9.1 Stop Mode | |
| | 9.2 Wait Mode | |
| | 9.3 Oscillation Stop Detection Function | |
| | 0.4 Occillation Circuit Constants | 127 |

| 10. Protection | | 128 |
|--------------------------|---|----------------|
| 10.1 Registe | er | 128 |
| 10.1.1 Prot | ect Register (PRCR) | 128 |
| 11. Interrupts | | 129 |
| 11.1 Overvi | ew | 129 |
| | es of Interrupts | |
| • 1 | ware Interrupts | |
| | cial Interrupts | |
| - | pheral Function Interrupts | |
| • | rrupts and Interrupt Vectors | |
| | ers | |
| (TR | rrupt Control Register EIC, S2TIC, S2RIC, KUPIC, ADIC, S0TIC, S0RIC, S1TIC, S1RIC, TRAIC, TRBI MP1IC, VCMP2IC) | |
| 11.2.2 Inter | rrupt Control Register (FMRDYIC TRCIC, SSUIC/IICIC) | 135 |
| | i Interrupt Control Register (INTiIC) (i = 0, 1, 3) | |
| | pt Control | |
| 11.3.1 I Fla | ag | 137 |
| 11.3.2 IR E | Bit | 137 |
| 11.3.3 Bits | ILVL2 to ILVL0, IPL | 137 |
| 11.3.4 Inter | rrupt Sequence | 138 |
| 11.3.5 Inter | rrupt Response Time | 139 |
| 11.3.6 IPL | Change when Interrupt Request is Acknowledged | 139 |
| 11.3.7 Savi | ing Registers | 140 |
| 11.3.8 Retu | urning from Interrupt Routine | 142 |
| 11.3.9 Inter | rrupt Priority | 142 |
| 11.3.10 Inter | rrupt Priority Level Selection Circuit | 143 |
| $11.4 \overline{INT}$ In | terrupt | 144 |
| 11.4.1 <u>INT</u> | \overline{i} Interrupt (i = 0, 1, 3) | 144 |
| 11.4.2 INT | Interrupt Input Pin Select Register (INTSR) | 144 |
| 11.4.3 Exte | ernal Input Enable Register 0 (INTEN) | 145 |
| 11.4.4 INT | Input Filter Select Register 0 (INTF) | 145 |
| 11.4.5 <u>INT</u> | \overline{i} Input Filter (i = 0, 1, 3) | 146 |
| 11.5 Key In | put Interrupt | 147 |
| 11.5.1 Key | Input Enable Register 0 (KIEN) | 148 |
| 11.6 Addres | ss Match Interrupt | 149 |
| | lress Match Interrupt Enable Register i (AIERi) (i = 0 or 1) | |
| 11.6.2 Add | lress Match Interrupt Register i (RMADi) (i = 0 or 1) | 150 |
| 11.7 Timer | RC Interrupt, Synchronous Serial Communication Unit Interrupt, I ² C bus Interface Memory Interrupt (Interrupts with Multiple Interrupt Request Sources) | Interrupt, and |
| | on Interrupts | |
| | ding Address 00000h | |
| | Setting | |
| | ernal Interrupt and Key Input Interrupt | |
| | nging Interrupt Sources | |
| | vriting Interrupt Control Register | |

| 12. ID | Code Areas | 156 |
|--------|---|-----|
| 12.1 | Overview | 156 |
| 12.2 | Functions | 157 |
| 12.3 | Forced Erase Function | 158 |
| 12.4 | Standard Serial II/O Mode Disabled Function | 158 |
| 12.5 | Notes on ID Code Areas | 159 |
| 12.5.1 | Setting Example of ID Code Areas | 159 |
| 13. Op | otion Function Select Area | 160 |
| 13.1 | Overview | 160 |
| 13.2 | Registers | 161 |
| 13.2.1 | Option Function Select Register (OFS) | 161 |
| 13.2.2 | 2 Option Function Select Register 2 (OFS2) | 162 |
| 13.3 | Notes on Option Function Select Area | 163 |
| 13.3.1 | Setting Example of Option Function Select Area | 163 |
| 14. Wa | atchdog Timer | 164 |
| 14.1 | Overview | 164 |
| 14.2 | Registers | 166 |
| 14.2.1 | Processor Mode Register 1 (PM1) | 166 |
| 14.2.2 | 2 Watchdog Timer Reset Register (WDTR) | 166 |
| 14.2.3 | Watchdog Timer Start Register (WDTS) | 166 |
| 14.2.4 | Watchdog Timer Control Register (WDTC) | 167 |
| 14.2.5 | Count Source Protection Mode Register (CSPR) | 167 |
| 14.2.6 | 6 Option Function Select Register (OFS) | 168 |
| 14.2.7 | Option Function Select Register 2 (OFS2) | 169 |
| 14.3 | Functional Description | 170 |
| 14.3.1 | Common Items for Multiple Modes | 170 |
| 14.3.2 | Count Source Protection Mode Disabled | 171 |
| 14.3.3 | Count Source Protection Mode Enabled | 172 |
| 15. DT | ·C | 173 |
| 15.1 | Overview | 173 |
| 15.2 | Registers | 174 |
| 15.2.1 | DTC Control Register (DTCCR) | 175 |
| 15.2.2 | 2 DTC Block Size Register (DTBLS) | 175 |
| 15.2.3 | B DTC Transfer Count Register (DTCCT) | 176 |
| 15.2.4 | DTC Transfer Count Reload Register (DTRLD) | 176 |
| 15.2.5 | | |
| 15.2.6 | | |
| 15.2.7 | DTC Activation Enable Registers (DTCENi) (i = 0 to 3, 5, 6) | 177 |
| 15.2.8 | B DTC Activation Control Register (DTCTL) | 178 |
| 15.3 | Function Description | |
| 15.3.1 | Overview | 179 |
| 15.3.2 | 2 Activation Sources | 179 |
| 15.3.3 | Control Data Allocation and DTC Vector Table | 181 |
| 15.3.4 | Normal Mode | 184 |
| 15.3.5 | Repeat Mode | 185 |
| 15.3.6 | 6 Chain Transfers | |

| 15.3.7 | Interrupt Sources | 186 |
|----------|---|-----|
| 15.3.8 | Operation Timings | 187 |
| 15.3.9 | Number of DTC Execution Cycles | 188 |
| 15.4 | Notes on DTC | 189 |
| 15.4.1 | DTC activation source | 189 |
| 15.4.2 | DTCENi Registers (i = 0 to 3, 5, 6) | 189 |
| 15.4.3 | Peripheral Modules | 189 |
| 16. Gen | neral Overview of Timers | 190 |
| 17. Time | er RA | 192 |
| 17.1 | Overview | 192 |
| 17.2 | Registers | 193 |
| 17.2.1 | Timer RA Control Register (TRACR) | 193 |
| 17.2.2 | Timer RA I/O Control Register (TRAIOC) | 193 |
| 17.2.3 | Timer RA Mode Register (TRAMR) | 194 |
| 17.2.4 | Timer RA Prescaler Register (TRAPRE) | 194 |
| 17.2.5 | Timer RA Register (TRA) | 195 |
| 17.2.6 | Timer RA Pin Select Register (TRASR) | 195 |
| 17.3 | Timer Mode | 196 |
| 17.3.1 | Timer RA I/O Control Register (TRAIOC) in Timer Mode | |
| 17.3.2 | Timer Write Control during Count Operation | |
| 17.4 | Pulse Output Mode | |
| 17.4.1 | Timer RA I/O Control Register (TRAIOC) in Pulse Output Mode | |
| 17.5 | Event Counter Mode | |
| 17.5.1 | Timer RA I/O Control Register (TRAIOC) in Event Counter Mode | |
| 17.6 | Pulse Width Measurement Mode | |
| 17.6.1 | Timer RA I/O Control Register (TRAIOC) in Pulse Width Measurement Mode | |
| 17.6.2 | Operating Example | |
| | Pulse Period Measurement Mode | |
| 17.7.1 | Timer RA I/O Control Register (TRAIOC) in Pulse Period Measurement Mode | |
| 17.7.2 | Operating Example | |
| 17.8 | Notes on Timer RA | |
| 18. Time | er RB | 209 |
| 18.1 | Overview | 209 |
| 18.2 | Registers | 210 |
| 18.2.1 | Timer RB Control Register (TRBCR) | |
| 18.2.2 | Timer RB One-Shot Control Register (TRBOCR) | |
| 18.2.3 | Timer RB I/O Control Register (TRBIOC) | |
| 18.2.4 | Timer RB Mode Register (TRBMR) | |
| 18.2.5 | Timer RB Prescaler Register (TRBPRE) | |
| 18.2.6 | Timer RB Secondary Register (TRBSC) | |
| 18.2.7 | Timer RB Primary Register (TRBPR) | |
| 18.2.8 | Timer RB/RC Pin Select Register (TRBRCSR) | |
| | Timer Mode | |
| 18.3.1 | Timer RB I/O Control Register (TRBIOC) in Timer Mode | |
| 18.3.2 | Timer Write Control during Count Operation | |
| | Programmable Waveform Generation Mode | |
| | | |

| 18.4.1 | Timer RB I/O Control Register (TRBIOC) in Programmable Waveform Generation Mode | 218 |
|----------|--|-----|
| 18.4.2 | Operating Example | 219 |
| 18.5 P | rogrammable One-shot Generation Mode | 220 |
| 18.5.1 | Timer RB I/O Control Register (TRBIOC) in Programmable One-Shot Generation Mode | 221 |
| 18.5.2 | Operating Example | 222 |
| 18.5.3 | One-Shot Trigger Selection | 223 |
| 18.6 P | Programmable Wait One-Shot Generation Mode | 224 |
| 18.6.1 | Timer RB I/O Control Register (TRBIOC) in Programmable Wait One-Shot Generation Mode | 225 |
| 18.6.2 | Operating Example | 226 |
| 18.7 N | Notes on Timer RB | 227 |
| 18.7.1 | Timer Mode | 227 |
| 18.7.2 | Programmable Waveform Generation Mode | 227 |
| 18.7.3 | Programmable One-shot Generation Mode | 228 |
| 18.7.4 | Programmable Wait One-shot Generation Mode | 228 |
| | | |
| 19. Time | r RC | 229 |
| 19.1 C | Overview | 229 |
| 19.2 R | Registers | 231 |
| 19.2.1 | Module Standby Control Register (MSTCR) | 232 |
| 19.2.2 | Timer RC Mode Register (TRCMR) | 232 |
| 19.2.3 | Timer RC Control Register 1 (TRCCR1) | 233 |
| 19.2.4 | Timer RC Interrupt Enable Register (TRCIER) | 233 |
| 19.2.5 | Timer RC Status Register (TRCSR) | 234 |
| 19.2.6 | Timer RC I/O Control Register 0 (TRCIOR0) | 235 |
| 19.2.7 | Timer RC I/O Control Register 1 (TRCIOR1) | 235 |
| 19.2.8 | Timer RC Counter (TRC) | 236 |
| 19.2.9 | Timer RC General Registers A, B, C, and D (TRCGRA, TRCGRB, TRCGRC, TRCGRD) | 236 |
| 19.2.10 | Timer RC Control Register 2 (TRCCR2) | 237 |
| 19.2.11 | Timer RC Digital Filter Function Select Register (TRCDF) | 237 |
| 19.2.12 | Timer RC Output Master Enable Register (TRCOER) | 238 |
| 19.2.13 | Timer RC Trigger Control Register (TRCADCR) | 238 |
| 19.2.14 | Timer RB/RC Pin Select Register (TRBRCSR) | 239 |
| 19.2.15 | Timer RC Pin Select Register 0 (TRCPSR0) | 240 |
| 19.2.16 | Timer RC Pin Select Register 1 (TRCPSR1) | 241 |
| 19.3 C | Common Items for Multiple Modes | |
| 19.3.1 | Count Source | 242 |
| 19.3.2 | Buffer Operation | 243 |
| 19.3.3 | Digital Filter | 245 |
| 19.3.4 | Forced Cutoff of Pulse Output | 246 |
| 19.4 T | imer Mode (Input Capture Function) | 248 |
| 19.4.1 | Timer RC I/O Control Register 0 (TRCIOR0) for Input Capture Function | |
| 19.4.2 | Timer RC I/O Control Register 1 (TRCIOR1) for Input Capture Function | |
| 19.4.3 | Operating Example | 252 |
| 19.5 T | Timer Mode (Output Compare Function) | |
| 19.5.1 | Timer RC Control Register 1 (TRCCR1) for Output Compare Function | |
| 19.5.2 | Timer RC I/O Control Register 0 (TRCIOR0) for Output Compare Function | |
| 19.5.3 | Timer RC I/O Control Register 1 (TRCIOR1) for Output Compare Function | |
| 19.5.4 | Operating Example | |
| 19.5.5 | Changing Output Pins in Registers TRCGRC and TRCGRD | |

| 19.6 | PWM Mode | 261 |
|---------|--|-----|
| 19.6.1 | Timer RC Control Register 1 (TRCCR1) in PWM Mode | 263 |
| 19.6.2 | Timer RC Control Register 2 (TRCCR2) | 263 |
| 19.6.3 | Operating Example | 265 |
| 19.7 | PWM2 Mode | 267 |
| 19.7.1 | Timer RC Control Register 1 (TRCCR1) in PWM2 Mode | 269 |
| 19.7.2 | Timer RC Control Register 2 (TRCCR2) in PWM2 Mode | 270 |
| 19.7.3 | Timer RC Digital Filter Function Select Register (TRCDF) in PWM2 Mode | 270 |
| 19.7.4 | Operating Example | 272 |
| 19.8 | Timer RC Interrupt | 275 |
| 19.9 | Notes on Timer RC | 276 |
| 19.9.1 | TRC Register | 276 |
| 19.9.2 | TRCSR Register | 276 |
| 19.9.3 | TRCCR1 Register | 276 |
| 19.9.4 | Count Source Switching | 276 |
| 19.9.5 | Input Capture Function | 277 |
| 19.9.6 | TRCMR Register in PWM2 Mode | 277 |
| 19.9.7 | Count Source fOCO40M | 277 |
| | | |
| 20. Tim | er RE | 278 |
| 20.1 | Overview | 278 |
| 20.2 | Real-Time Clock Mode | 279 |
| 20.2.1 | Timer RE Second Data Register (TRESEC) in Real-Time Clock Mode | 281 |
| 20.2.2 | Timer RE Minute Data Register (TREMIN) in Real-Time Clock Mode | 281 |
| 20.2.3 | Timer RE Hour Data Register (TREHR) in Real-Time Clock Mode | 282 |
| 20.2.4 | Timer RE Day of Week Data Register (TREWK) in Real-Time Clock Mode | 282 |
| 20.2.5 | Timer RE Control Register 1 (TRECR1) in Real-Time Clock Mode | 283 |
| 20.2.6 | Timer RE Control Register 2 (TRECR2) in Real-Time Clock Mode | 284 |
| 20.2.7 | Timer RE Count Source Select Register (TRECSR) in Real-Time Clock Mode | 285 |
| 20.2.8 | Operating Example | 286 |
| 20.3 | Output Compare Mode | 287 |
| 20.3.1 | Timer RE Counter Data Register (TRESEC) in Output Compare Mode | 289 |
| 20.3.2 | Timer RE Compare Data Register (TREMIN) in Output Compare Mode | 289 |
| 20.3.3 | Timer RE Control Register 1 (TRECR1) in Output Compare Mode | 290 |
| 20.3.4 | Timer RE Control Register 2 (TRECR2) in Output Compare Mode | 290 |
| 20.3.5 | Timer RE Count Source Select Register (TRECSR) in Output Compare Mode | 291 |
| 20.3.6 | Operating Example | 292 |
| 20.4 | Notes on Timer RE | 293 |
| 20.4.1 | Starting and Stopping Count | 293 |
| 20.4.2 | Register Setting | 293 |
| 20.4.3 | Time Reading Procedure of Real-Time Clock Mode | 295 |
| | | |
| 21. Ser | ial Interface (UARTi (i = 0 or 1)) | 296 |
| 21.1 | Overview | 296 |
| 21.2 | Registers | 298 |
| 21.2.1 | UARTi Transmit/Receive Mode Register (UiMR) (i = 0 or 1) | |
| 21.2.2 | UARTi Bit Rate Register (UiBRG) (i = 0 or 1) | |
| 21.2.3 | UARTi Transmit Buffer Register (UiTB) (i = 0 or 1) | |
| 21 2 4 | | 300 |

| 21.2.5 | UARTi Transmit/Receive Control Register 1 (UiC1) (i = 0 or 1) | 300 |
|-----------|---|-----|
| 21.2.6 | UARTi Receive Buffer Register (UiRB) (i = 0 or 1) | 301 |
| 21.2.7 | UARTO Pin Select Register (U0SR) | 302 |
| 21.2.8 | UART1 Pin Select Register (U1SR) | 302 |
| 21.3 | Clock Synchronous Serial I/O Mode | 303 |
| 21.3.1 | Polarity Select Function | 307 |
| 21.3.2 | LSB First/MSB First Select Function | 307 |
| 21.3.3 | Continuous Receive Mode | 308 |
| 21.4 | Clock Asynchronous Serial I/O (UART) Mode | 309 |
| 21.4.1 | Bit Rate | 314 |
| 21.5 N | Notes on Serial Interface (UARTi (i = 0 or 1)) | 315 |
| 22. Seria | al Interface (UART2) | 316 |
| 22.1 | Overview | 316 |
| 22.2 F | Registers | 318 |
| 22.2.1 | UART2 Transmit/Receive Mode Register (U2MR) | 318 |
| 22.2.2 | UART2 Bit Rate Register (U2BRG) | 318 |
| 22.2.3 | UART2 Transmit Buffer Register (U2TB) | 319 |
| 22.2.4 | UART2 Transmit/Receive Control Register 0 (U2C0) | 320 |
| 22.2.5 | UART2 Transmit/Receive Control Register 1 (U2C1) | 321 |
| 22.2.6 | UART2 Receive Buffer Register (U2RB) | 322 |
| 22.2.7 | UART2 Digital Filter Function Select Register (URXDF) | 323 |
| 22.2.8 | UART2 Special Mode Register 5 (U2SMR5) | 323 |
| 22.2.9 | UART2 Special Mode Register 4 (U2SMR4) | 324 |
| 22.2.10 | UART2 Special Mode Register 3 (U2SMR3) | 324 |
| 22.2.11 | UART2 Special Mode Register 2 (U2SMR2) | 325 |
| 22.2.12 | UART2 Special Mode Register (U2SMR) | 325 |
| 22.2.13 | UART2 Pin Select Register 0 (U2SR0) | 326 |
| 22.2.14 | UART2 Pin Select Register 1 (U2SR1) | 326 |
| 22.3 | Clock Synchronous Serial I/O Mode | 327 |
| 22.3.1 | Measure for Dealing with Communication Errors | 331 |
| 22.3.2 | CLK Polarity Select Function | 331 |
| 22.3.3 | LSB First/MSB First Select Function | 332 |
| 22.3.4 | Continuous Receive Mode | 332 |
| 22.3.5 | Serial Data Logic Switching Function | 333 |
| 22.3.6 | CTS/RTS Function | 333 |
| 22.4 | Clock Asynchronous Serial I/O (UART) Mode | 334 |
| 22.4.1 | Bit Rate | 338 |
| 22.4.2 | Measure for Dealing with Communication Errors | 339 |
| 22.4.3 | LSB First/MSB First Select Function | 339 |
| 22.4.4 | Serial Data Logic Switching Function | |
| 22.4.5 | TXD and RXD I/O Polarity Inverse Function | |
| 22.4.6 | CTS/RTS Function | 341 |
| 22.4.7 | RXD2 Digital Filter Select Function | 341 |
| 22.5 S | Special Mode 1 (I ² C Mode) | |
| 22.5.1 | Detection of Start and Stop Conditions | |
| 22.5.2 | Output of Start and Stop Conditions | |
| 22.5.3 | Arbitration | 350 |
| 22.5.4 | Transfer Clock | 350 |

| 22.5.5 | SDA Output | 350 |
|---------|--|-----|
| 22.5.6 | SDA Input | 351 |
| 22.5.7 | ACK and NACK | 351 |
| 22.5.8 | Initialization of Transmission/Reception | 351 |
| 22.6 | Multiprocessor Communication Function | 352 |
| 22.6.1 | Multiprocessor Transmission | 355 |
| 22.6.2 | Multiprocessor Reception | 356 |
| 22.6.3 | RXD2 Digital Filter Select Function | 358 |
| 22.7 | Notes on Serial Interface (UART2) | 359 |
| 22.7.1 | Clock Synchronous Serial I/O Mode | 359 |
| 22.7.2 | Clock Asynchronous Serial I/O (UART) Mode | 360 |
| 22.7.3 | Special Mode 1 (I ² C Mode) | 360 |
| 23. Clc | ock Synchronous Serial Interface | 361 |
| 23.1 | Mode Selection | |
| 20.1 | | |
| 24. Syı | nchronous Serial Communication Unit (SSU) | 362 |
| 24.1 | Overview | |
| 24.2 | Registers | |
| 24.2.1 | | |
| 24.2.2 | | |
| 24.2.3 | - | |
| 24.2.4 | - | |
| 24.2.5 | | |
| 24.2.6 | | |
| 24.2.7 | | |
| 24.2.8 | | |
| 24.2.9 | | |
| 24.2.1 | | |
| 24.2.1 | | |
| 24.3 | Common Items for Multiple Modes | |
| 24.3.1 | - | |
| 24.3.2 | | |
| 24.3.3 | | |
| 24.3.4 | • • | |
| 24.4 | Clock Synchronous Communication Mode | |
| 24.4.1 | • | |
| 24.4.2 | • | |
| 24.4.3 | | |
| 24.5 | Operation in 4-Wire Bus Communication Mode | |
| 24.5.1 | • | |
| 24.5.2 | | |
| 24.5.3 | | |
| 24.5.4 | | |
| 24.6 | Notes on Synchronous Serial Communication Unit | |
| o= :0= | | |
| | bus Interface | |
| 25.1 | Overview | |
| 25.2 | Pagistars | 306 |

| 25.2.1 | Module Standby Control Register (MSTCR) | 396 |
|---------|---|-----|
| 25.2.2 | SSU/IIC Pin Select Register (SSUIICSR) | 397 |
| 25.2.3 | 3 IIC bus Transmit Data Register (ICDRT) | 398 |
| 25.2.4 | IIC bus Receive Data Register (ICDRR) | 398 |
| 25.2.5 | IIC bus Control Register 1 (ICCR1) | 399 |
| 25.2.6 | IIC bus Control Register 2 (ICCR2) | 400 |
| 25.2.7 | IIC bus Mode Register (ICMR) | 401 |
| 25.2.8 | IIC bus Interrupt Enable Register (ICIER) | 402 |
| 25.2.9 | IIC bus Status Register (ICSR) | 403 |
| 25.2.1 | 0 Slave Address Register (SAR) | 404 |
| 25.2.1 | 1 IIC bus Shift Register (ICDRS) | 404 |
| 25.3 | Common Items for Multiple Modes | 405 |
| 25.3.1 | Transfer Clock | 405 |
| 25.3.2 | 2 Interrupt Requests | 406 |
| 25.4 | I ² C bus Interface Mode | 407 |
| 25.4.1 | I2C bus Format | 407 |
| 25.4.2 | 2 Master Transmit Operation | 408 |
| 25.4.3 | Master Receive Operation | 410 |
| 25.4.4 | Slave Transmit Operation | 413 |
| 25.4.5 | Slave Receive Operation | 416 |
| 25.5 | Clock Synchronous Serial Mode | |
| 25.5.1 | Clock Synchronous Serial Format | 418 |
| 25.5.2 | 2 Transmit Operation | 419 |
| 25.5.3 | Receive Operation | 420 |
| 25.6 | Examples of Register Setting | 421 |
| 25.7 | Noise Canceller | 425 |
| 25.8 | Bit Synchronization Circuit | 426 |
| 25.9 | Notes on I ² C bus Interface | 427 |
| 26. Ha | ırdware LIN | 428 |
| 26.1 | Overview | 428 |
| 26.2 | Input/Output Pins | 429 |
| 26.3 | Registers | |
| 26.3.1 | - | |
| 26.3.2 | | |
| 26.3.3 | | |
| 26.4 | Function Description | |
| 26.4.1 | Master Mode | 432 |
| 26.4.2 | | |
| 26.4.3 | Bus Collision Detection Function | 439 |
| 26.4.4 | | |
| 26.5 | Interrupt Requests | |
| 26.6 | Notes on Hardware LIN | |
| 27. A/I | O Converter | 443 |
| 27.1 | Overview | |
| 27.1 | Registers | |
| 27.2.1 | <u> </u> | |
| 27.2.1 | | 443 |
| | | |

| 27.2.3 | 3 A/D Mode Register (ADMOD) | 447 |
|--------|---|-----|
| 27.2.4 | A/D Input Select Register (ADINSEL) | 448 |
| 27.2.5 | 5 A/D Control Register 0 (ADCON0) | 449 |
| 27.2.6 | 6 A/D Control Register 1 (ADCON1) | 450 |
| 27.3 | Common Items for Multiple Modes | 451 |
| 27.3.1 | Input/Output Pins | 451 |
| 27.3.2 | 2 A/D Conversion Cycles | 451 |
| 27.3.3 | A/D Conversion Start Condition | 453 |
| 27.3.4 | A/D Conversion Result | 454 |
| 27.3.5 | Low Current Consumption Function | 454 |
| 27.3.6 | Extended Analog Input Pins | 454 |
| 27.3.7 | A/D Open-Circuit Detection Assist Function | 454 |
| 27.4 | One-Shot Mode | 456 |
| 27.5 | Repeat Mode 0 | 457 |
| 27.6 | Repeat Mode 1 | 458 |
| 27.7 | Single Sweep Mode | 460 |
| 27.8 | Repeat Sweep Mode | 462 |
| 27.9 | Internal Equivalent Circuit of Analog Input | 464 |
| 27.10 | Output Impedance of Sensor under A/D Conversion | |
| 27.11 | Notes on A/D Converter | 466 |
| | | |
| 28. D/ | A Converter | 467 |
| 28.1 | Overview | 467 |
| 28.2 | Registers | |
| 28.2.1 | | |
| 28.2.2 | 2 D/A Control Register (DACON) | 469 |
| 29. Co | mparator A | 470 |
| 29.1 | Overview | |
| 29.1 | Registers | |
| 29.2.1 | <u> </u> | |
| 29.2.1 | | |
| 29.2.3 | | |
| 29.2.4 | | |
| 29.2.5 | | |
| 29.2.6 | | |
| 29.2.0 | Monitoring Comparison Results | |
| 29.3.1 | | |
| 29.3.1 | | |
| 29.4 | Functional Description | |
| 29.4.1 | • | |
| 29.4.1 | • | |
| 29.4.2 | Comparator A1 and Comparator A2 Interrupts | |
| 29.5.1 | • | |
| 29.5.1 | • | |
| 49.3.2 | Priuskuore interrupts | 404 |
| 30. Co | mparator B | 485 |
| 30.1 | Overview | 485 |
| | | |

| 30.2.1 | Comparator B Control Register (INTCMP) | . 487 |
|---------|--|-------|
| 30.2.2 | External Input Enable Register 0 (INTEN) | . 487 |
| 30.2.3 | INT Input Filter Select Register 0 (INTF) | . 488 |
| 30.3 | Functional Description | . 489 |
| 30.3.1 | Comparator Bi Digital Filter (i = 1 or 3) | . 490 |
| 30.4 | Comparator B1 and Comparator B3 Interrupts | . 491 |
| 31. Fla | sh Memory | 492 |
| 31.1 | Overview | |
| 31.2 | Memory Map | |
| 31.3 | Functions to Prevent Flash Memory from being Rewritten | |
| 31.3.1 | ID Code Check Function | |
| 31.3.2 | | |
| 31.3.3 | | |
| 31.4 | CPU Rewrite Mode | |
| 31.4.1 | Flash Memory Status Register (FST) | |
| 31.4.2 | Flash Memory Control Register 0 (FMR0) | |
| 31.4.3 | | |
| 31.4.4 | • | |
| 31.4.5 | EW0 Mode | . 504 |
| 31.4.6 | EW1 Mode | . 504 |
| 31.4.7 | Suspend Operation | . 504 |
| 31.4.8 | How to Set and Exit Each Mode | . 505 |
| 31.4.9 | BGO (BackGround Operation) Function | . 506 |
| 31.4.1 | 0 Data Protect Function | . 507 |
| 31.4.1 | 1 Software Commands | . 508 |
| 31.4.1 | 2 Status Register | . 518 |
| 31.4.1 | 3 Sequence Status | . 518 |
| 31.4.1 | 4 Erase Status | . 518 |
| 31.4.1 | 5 Program Status | . 518 |
| 31.4.1 | 6 Suspend Status | . 518 |
| 31.4.1 | 7 Full Status Check | . 519 |
| 31.5 | Standard Serial I/O Mode | . 521 |
| 31.5.1 | ID Code Check Function | . 521 |
| 31.6 | Parallel I/O Mode | . 524 |
| 31.6.1 | ROM Code Protect Function | . 524 |
| 31.7 | Notes on Flash Memory | . 525 |
| 31.7.1 | CPU Rewrite Mode | . 525 |
| 32. Red | ducing Power Consumption | 528 |
| 32.1 | Overview | |
| 32.2 | Key Points and Processing Methods for Reducing Power Consumption | |
| 32.2.1 | Voltage Detection Circuit | |
| 32.2.1 | Ports | |
| 32.2.3 | Clocks | |
| 32.2.4 | Wait Mode, Stop Mode | |
| 32.2.5 | Stopping Peripheral Function Clocks | |
| 32.2.6 | 11 0 1 | |
| 32.2.7 | | 528 |

| 32 | 2.2.8 | Clock Synchronous Serial Interface | 528 |
|------|----------------|---|-----|
| 32 | 2.2.9 | Reducing Internal Power Consumption | 529 |
| 32 | 2.2.10 | Stopping Flash Memory | 530 |
| 32 | 2.2.11 | Low-Current-Consumption Read Mode | 531 |
| 32 | 2.2.12 | Others | 531 |
| | | | |
| 33. | Electr | rical Characteristics | 532 |
| 34. | Usag | e Notes | 559 |
| 34.1 | · | otes on Clock Generation Circuit | |
| | 1.1.1 | Stop Mode | |
| | 1.1.2 | Wait Mode | |
| 34 | 1.1.3 | Oscillation Stop Detection Function | |
| | 1.1.4 | Oscillation Circuit Constants | |
| 34.2 | | otes on Interrupts | |
| | 4.2.1 | Reading Address 00000h | |
| | 1.2.2 | SP Setting | |
| | 1.2.3 | External Interrupt and Key Input Interrupt | |
| _ | 1.2.4 | Changing Interrupt Sources | |
| | 1.2.5 | Rewriting Interrupt Control Register | |
| 34.3 | | otes on ID Code Areas | |
| | 4.3.1 | Setting Example of ID Code Areas | |
| 34.4 | | otes on Option Function Select Area | |
| | 4.4.1 | Setting Example of Option Function Select Area | |
| 34.5 | | otes on DTC | |
| | 4.5.1 | DTC activation source | |
| | 1.5.2 | DTCENi Registers (i = 0 to 3, 5, 6) | |
| | 1.5.3 | Peripheral Modules | |
| 34.6 | | otes on Timer RA | |
| 34.7 | | otes on Timer RB | |
| | 1.7.1 | Timer Mode | |
| | 1.7.2 | Programmable Waveform Generation Mode | |
| | 1.7.3 | Programmable One-shot Generation Mode | |
| | 1.7.4 | Programmable Wait One-shot Generation Mode | |
| 34.8 | | otes on Timer RC | |
| | 4.8.1 | TRC Register | |
| | 1.8.2 | TRCSR Register | |
| | 1.8.3 | TRCCR1 Register | |
| | 1.8.4 | Count Source Switching | |
| | 1.8.5 | Input Capture Function | |
| | 4.8.6 | TRCMR Register in PWM2 Mode | |
| | 1.8.7 | Count Source fOCO40M | |
| 34.9 | | otes on Timer RE | |
| | , 1N 4.9.1 | Starting and Stopping Count | |
| | +.9.1 4.9.2 | Register Setting | |
| | | | |
| 34.1 | 1.9.3 | Time Reading Procedure of Real-Time Clock Modeotes on Serial Interface (UARTi (i = 0 or 1)) | |
| 34.1 | | otes on Serial Interface (UART1 (1 = 0 or 1)) otes on Serial Interface (UART2) | |
| | | Clock Synchronous Serial I/O Mode | |
| 34 | t. 1 1 . I | CIOCK BYTICHIOHOUS BEHALLIOUS INTUICE | 3/4 |

| 34.11.2 Clock Asynchronous Serial I/O (UART) Mode | . 575 |
|---|-------|
| 34.11.3 Special Mode 1 (I ² C Mode) | . 575 |
| 34.12 Notes on Synchronous Serial Communication Unit | . 576 |
| 34.13 Notes on I ² C bus Interface | . 576 |
| 34.14 Notes on Hardware LIN | . 576 |
| 34.15 Notes on A/D Converter | . 576 |
| 34.16 Notes on Flash Memory | . 577 |
| 34.16.1 CPU Rewrite Mode | . 577 |
| 34.17 Notes on Noise | . 580 |
| 34.17.1 Inserting a Bypass Capacitor between VCC and VSS Pins as a Countermeasure against Noise and | |
| Latch-up | |
| 34.17.2 Countermeasures against Noise Error of Port Control Registers | . 580 |
| 35. Notes on On-Chip Debugger | 581 |
| Appendix 1. Package Dimensions | 582 |
| Appendix 2. Connection Examples between Serial Writer and On-Chip Debugging Emulator | 583 |
| Appendix 3. Example of Oscillation Evaluation Circuit | 584 |
| Index | 585 |

SFR Page Reference

| Address | Register | Symbol | Page |
|---------|--|----------|-----------------|
| 0000h | | | |
| 0001h | | | |
| 0002h | | | |
| 0003h | | | |
| 0004h | Processor Mode Register 0 | PM0 | 28 |
| 0005h | Processor Mode Register 1 | PM1 | 166 |
| 0006h | System Clock Control Register 0 | CM0 | 100 |
| 0007h | System Clock Control Register 1 | CM1 | 101 |
| 0008h | Module Standby Control Register | MSTCR | 232, 364 396 |
| 0009h | System Clock Control Register 3 | CM3 | 102 |
| 000Ah | Protect Register | PRCR | 128 |
| 000Bh | Reset Source Determination Register | RSTFR | 28 |
| 000Ch | Oscillation Stop Detection Register | OCD | 103 |
| 000Dh | Watchdog Timer Reset Register | WDTR | 166 |
| 000Eh | Watchdog Timer Start Register | WDTS | 166 |
| 000Fh | Watchdog Timer Control Register | WDTC | 167 |
| 0010h | | | |
| 0011h | | | |
| 0012h | | | |
| 0013h | | | |
| 0014h | | | |
| 0015h | High-Speed On-Chip Oscillator Control Register 7 | FRA7 | 103 |
| 0016h | g | | |
| 0010h | | | |
| 0017H | | | |
| 0019h | | | |
| 0013h | | | |
| 001An | | | |
| 001Ch | Count Source Protection Mode Register | CSPR | 167 |
| 001Ch | Count Source Protection Mode Register | COPK | 107 |
| 001Eh | | | |
| 001EII | | | |
| 001Fh | | | |
| 0020H | | | |
| 0021h | | | |
| 0022h | High Coard On Chin Oscillator Control Degister O | EDAO | 104 |
| | High-Speed On-Chip Oscillator Control Register 0 | | |
| 0024h | High-Speed On-Chip Oscillator Control Register 1 | FRA1 | 104 |
| 0025h | High-Speed On-Chip Oscillator Control Register 2 | FRA2 | 105 |
| 0026h | On-Chip Reference Voltage Control Register | OCVREFCR | 445 |
| 0027h | | | |
| 0028h | Clock Prescaler Reset Flag | CPSRF | 105 |
| 0029h | High-Speed On-Chip Oscillator Control Register 4 | FRA4 | 106 |
| 002Ah | High-Speed On-Chip Oscillator Control Register 5 | FRA5 | 106 |
| 002Bh | High-Speed On-Chip Oscillator Control Register 6 | FRA6 | 106 |
| 002Ch | | | |
| 002Dh | | | |
| 002Eh | | | |
| 002Fh | High-Speed On-Chip Oscillator Control Register 3 | | 106 |
| 0030h | Voltage Monitor Circuit/Comparator A Control Register | CMPA | 41, 472 |
| 0031h | Voltage Monitor Circuit Edge Select Register | VCAC | 42, 472 |
| 0032h | | | |
| 0033h | Voltage Detect Register 1 | VCA1 | 42, 473 |
| 0034h | Voltage Detect Register 2 | VCA2 | 43, 107 474 |
| 0035h | | | |
| 0036h | Voltage Detection 1 Level Select Register | VD1LS | 44 |
| 0037h | | | |
| 0038h | Voltage Monitor 0 Circuit Control Register | VW0C | 45 |
| 0039h | Voltage Monitor 1 Circuit Control Register | VW1C | 46, 475 |
| 003Ah | Voltage Monitor 2 Circuit Control Register | VW2C | 47, 476 |
| 003Bh | | | |
| 003Ch | | | |
| 003Dh | | | |
| | | | |
| 003Eh | | | |

| Note: | |
|-------|--|
| | |

The blank regions are reserved. Do not access locations in these regions.

| Address | Register | Symbol | Page |
|----------------|--|----------------|------------|
| 0040h | - | - | _ |
| 0041h | Flash Memory Ready Interrupt Control Register | FMRDYIC | 135 |
| 0042h | | | |
| 0043h | | | |
| 0044h | | | |
| 0045h | | | |
| 0046h | | | |
| 0047h | Timer RC Interrupt Control Register | TRCIC | 135 |
| 0048h | | | |
| 0049h | T | TDEIO | 40.4 |
| 004Ah | Timer RE Interrupt Control Register | TREIC | 134 |
| 004Bh | UART2 Transmit Interrupt Control Register | S2TIC | 134 |
| 004Ch | UART2 Receive Interrupt Control Register | S2RIC KUPIC | 134 134 |
| 004Dh 004Eh | Key Input Interrupt Control Register A/D Conversion Interrupt Control Register | ADIC | 134 |
| 004En | SSU Interrupt Control Register / IIC bus | SSUIC/IICIC | 135 |
| | Interrupt Control Register | 330IC/IICIC | 133 |
| 0050h | LIADTO Transmit Intervent Control Desigter | COTIC | 101 |
| 0051h | UART0 Transmit Interrupt Control Register UART0 Receive Interrupt Control Register | S0TIC S0RIC | 134 134 |
| 0052h 0053h | UART1 Transmit Interrupt Control Register | S1TIC | 134 |
| 0053h | UART1 Transmit Interrupt Control Register UART1 Receive Interrupt Control Register | STRIC | |
| 0054h | UART I Receive interrupt Control Register | SIRIC | 134 |
| 0056h | Timer RA Interrupt Control Register | TRAIC | 134 |
| 0057h | Times IXA IIII GITUPI CONIIIOI REGISTEI | TIVAIC | 134 |
| 0057H | Timer RB Interrupt Control Register | TRBIC | 134 |
| 0059h | INT1 Interrupt Control Register | INT1IC | 136 |
| 005Ah | INT3 Interrupt Control Register | INT3IC | 136 |
| 005Bh | intro interrupt control registes. | | |
| 005Ch | | | |
| 005Dh | INT0 Interrupt Control Register | INTOIC | 136 |
| 005Eh | UART2 Bus Collision Detection Interrupt | U2BCNIC | 134 |
| | Control Register | | |
| 005Fh | | | |
| 0060h | | | |
| 0061h | | | |
| 0062h | | | |
| 0063h | | | |
| 0064h | | | |
| 0065h | | | |
| 0066h | | | |
| 0067h 0068h | | | |
| 0069h | | | |
| 0069h | | | |
| 006An | | | |
| 006Ch | | | |
| 006Dh | | | |
| 006Eh | | | |
| 006Fh | | | |
| 0070h | | | |
| 0071h | | | |
| 0072h | Voltage Monitor 1/Compare A1 Interrupt Control Register | VCMP1IC | 134 |
| 0073h | Voltage Monitor 2/Compare A2 Interrupt Control Register | VCMP2IC | 134 |
| 0074h | - | | |
| 0075h | | | |
| 0076h | | | |
| 0077h | | | |
| 0078h | | | |
| 0079h | | | |
| 007Ah | | | |
| 007Bh | | | |
| 007Ch | | | |
| 007Dh | | | |
| 007Eh | | | |
| 007Fh | | | |
| | · | | |

| Address | Register | Symbol | Page |
|----------------|---|-----------------|------------|
| 0080h | DTC Start Control Register | DTCTL | 178 |
| 0081h | | | |
| 0082h | | | |
| 0083h | | | |
| 0084h | | | |
| 0085h | | | |
| 0086h | | | |
| 0087h | | | |
| 0088h | DTC Start Enable Register 0 | DTCEN0 | 177 |
| 0089h | DTC Start Enable Register 1 | DTCEN1 | 177 |
| 008Ah | DTC Start Enable Register 2 | DTCEN2 | 177 |
| 008Bh | DTC Start Enable Register 3 | DTCEN3 | 177 |
| 008Ch | - | | |
| 008Dh | DTC Start Enable Register 5 | DTCEN5 | 177 |
| 008Eh | DTC Start Enable Register 6 | DTCEN6 | 177 |
| 008Fh | Ŭ | | |
| 0090h | | | |
| 0091h | | | |
| 0092h | | | |
| 0093h | | | |
| 0094h | | | |
| 0095h | | | |
| 0096h | | | |
| 0097h | | | |
| 0098h | | | |
| 0099h | | | |
| 009Ah | | | |
| 009Bh | | | |
| 009Ch | | | |
| 009Dh | | | |
| 009Eh | | | |
| 009Fh | | | |
| 00A0h | UART0 Transmit/Receive Mode Register | U0MR | 298 |
| 00A1h | UART0 Bit Rate Register | U0BRG | 298 |
| 00A2h | UART0 Transmit Buffer Register | U0TB | 299 |
| 00A3h | · · | | |
| 00A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 300 |
| 00A5h | UART0 Transmit/Receive Control Register 1 | U0C1 | 300 |
| 00A6h | UART0 Receive Buffer Register | U0RB | 301 |
| 00A7h | , , , , , , , , , , , , , , , , , , , | | |
| 00A8h | UART2 Transmit/Receive Mode Register | U2MR | 318 |
| 00A9h | UART2 Bit Rate Register | U2BRG | 318 |
| 00AAh | UART2 Transmit Buffer Register | U2TB | 319 |
| 00ABh | _ | | |
| 00ACh | UART2 Transmit/Receive Control Register 0 | U2C0 | 320 |
| 00ADh | UART2 Transmit/Receive Control Register 1 | U2C1 | 321 |
| 00AEh | UART2 Receive Buffer Register | U2RB | 322 |
| 00AFh | 1 | | |
| 00B0h | UART2 Digital Filter Function Select Register | URXDF | 323 |
| 00B1h | | | |
| 00B2h | | | |
| 00B3h | | | 1 |
| 00B4h | | | |
| 00B5h | | | |
| 00B6h | | | 1 |
| 00B7h | | | |
| 00B8h | | | |
| 00B9h | | | <u> </u> |
| 00BAh | | | <u> </u> |
| 00BBh | UART2 Special Mode Register 5 | U2SMR5 | 323 |
| 00BCh | UART2 Special Mode Register 4 | U2SMR4 | 324 |
| 00BDh | UART2 Special Mode Register 3 | U2SMR3 | 324 |
| | | | |
| | UART2 Special Mode Register 2 | TU2SMR2 | 325 |
| 00BEh 00BFh | UART2 Special Mode Register 2 UART2 Special Mode Register | U2SMR2 U2SMR | 325 325 |

| Address | Register | Symbol | Page |
|----------------|----------------------------|---------|------|
| 00C0h | A/D Register 0 | AD0 | 446 |
| 00C1h | - 702 regions o | 7.50 | |
| 00C1h | A/D Register 1 | AD1 | 446 |
| 00C2H | A/D Register 1 | ADI | 440 |
| | A/D Desister 0 | 400 | 440 |
| 00C4h | A/D Register 2 | AD2 | 446 |
| 00C5h | | | |
| 00C6h | A/D Register 3 | AD3 | 446 |
| 00C7h | | | |
| 00C8h | A/D Register 4 | AD4 | 446 |
| 00C9h | | | |
| 00CAh | A/D Register 5 | AD5 | 446 |
| 00CBh | | | |
| 00CCh | A/D Register 6 | AD6 | 446 |
| 00CDh | | | |
| 00CEh | A/D Register 7 | AD7 | 446 |
| 00CFh | 1 | | |
| 00D0h | | | |
| 00D1h | | | |
| 00D1h | | | |
| 00D2h | | | |
| | A/D Mode Register | ADMOD | 447 |
| 00D4h | A/D Mode Register | ADMOD | 447 |
| 00D5h | A/D Input Select Register | ADINSEL | 448 |
| 00D6h | A/D Control Register 0 | ADCON0 | 449 |
| 00D7h | A/D Control Register 1 | ADCON1 | 450 |
| 00D8h | D/A Register 0 | DA0 | 469 |
| 00D9h | D/A Register 1 | DA1 | 469 |
| 00DAh | | | |
| 00DBh | | | |
| 00DCh | D/A Control Register | DACON | 469 |
| 00DDh | · · | | |
| 00DEh | | | |
| 00DFh | | | |
| 00E0h | Port P0 Register | P0 | 69 |
| 00E0h | Port P1 Register | P1 | 69 |
| 00E1II | - | PD0 | 68 |
| | Port P0 Direction Register | PD1 | |
| 00E3h | Port P1 Direction Register | | 68 |
| 00E4h | Port P2 Register | P2 | 69 |
| 00E5h | Port P3 Register | P3 | 69 |
| 00E6h | Port P2 Direction Register | PD2 | 68 |
| 00E7h | Port P3 Direction Register | PD3 | 68 |
| 00E8h | Port P4 Register | P4 | 69 |
| 00E9h | | | |
| 00EAh | Port P4 Direction Register | PD4 | 68 |
| 00EBh | | | |
| 00ECh | | | |
| 00EDh | | | |
| 00EEh | | | |
| 00EFh | | | |
| 00F0h | | | |
| 00F1h | | | |
| 00F2h | | | |
| 00F2H | | | |
| | | | |
| 00F4h | | | |
| 00F5h | | | |
| 00F6h | | | |
| 00F7h | | | |
| 00F8h | | | |
| 00F9h | | | |
| 00FAh | | | |
| OOEDH | | | |
| 00FBh | | | |
| 00FCh | | | |
| | | | |
| 00FCh 00FDh | | | |
| 00FCh | | | |

Note:
 The blank regions are reserved. Do not access locations in these regions.

| Address | Register | Symbol | Page |
|---------|---|---------|--|
| 0100h | Timer RA Control Register | TRACR | 193 |
| 0101h | Timer RA I/O Control Register | TRAIOC | 193, 196, 199, 201, 203, 206 |
| 0102h | Timer RA Mode Register | TRAMR | 194 |
| 0103h | Timer RA Prescaler Register | TRAPRE | 194 |
| 0104h | Timer RA Register | TRA | 195 |
| 0105h | LIN Control Register 2 | LINCR2 | 430 |
| 0106h | LIN Control Register | LINCR | 431 |
| 0107h | LIN Status Register | LINST | 431 |
| 0108h | Timer RB Control Register | TRBCR | 210 |
| 0109h | Timer RB One-Shot Control Register | TRBOCR | 210 |
| 010Ah | Timer RB I/O Control Register | TRBIOC | 211, 214, 218, 221, 225 |
| 010Bh | Timer RB Mode Register | TRBMR | 211 |
| 010Ch | Timer RB Prescaler Register | TRBPRE | 212 |
| 010Dh | Timer RB Secondary Register | TRBSC | 212 |
| 010Eh | Timer RB Primary Register | TRBPR | 213 |
| 010Fh | | | İ |
| 0110h | | | |
| 0111h | | | 1 |
| 0112h | | | 1 |
| 0113h | | | |
| 0114h | | | |
| 0115h | | | |
| 0116h | | 1 | |
| 0117h | | 1 | |
| 0118h | Timer RE Second Data Register / Counter Data Register | TRESEC | 281, 289 |
| 0119h | Timer RE Minute Data Register / Compare Data Register | TREMIN | 281, 289 |
| 011Ah | Timer RE Hour Data Register | TREHR | 282 |
| 011Bh | Timer RE Day of Week Data Register | TREWK | 282 |
| 011Ch | Timer RE Control Register 1 | TRECR1 | 283, 290 |
| 011Dh | Timer RE Control Register 2 | TRECR2 | 284, 290 |
| 011Eh | Timer RE Count Source Select Register | TRECSR | 285, 291 |
| 011Fh | | | |
| 0120h | Timer RC Mode Register | TRCMR | 232 |
| 0121h | Timer RC Control Register 1 | TRCCR1 | 233, 255, 263, 269 |
| 0122h | Timer RC Interrupt Enable Register | TRCIER | 233 |
| 0123h | Timer RC Status Register | TRCSR | 234 |
| 0124h | Timer RC I/O Control Register 0 | TRCIOR0 | 235, 250, 256 |
| 0125h | Timer RC I/O Control Register 1 | TRCIOR1 | 235, 251, 257 |
| 0126h | Timer RC Counter | TRC | 236 |
| 0127h | | | <u> </u> |
| 0128h | Timer RC General Register A | TRCGRA | 236 |
| 0129h | | | <u> </u> |
| 012Ah | Timer RC General Register B | TRCGRB | 236 |
| 012Bh | | | 1 |
| 012Ch | Timer RC General Register C | TRCGRC | 236 |
| 012Dh | _ | | |
| 012Eh | Timer RC General Register D | TRCGRD | 236 |
| 012Fh | _ | | |
| Note: | ı | | |

| Address | Register | Symbol | Page |
|----------------|---|----------|---------------|
| 0130h | Timer RC Control Register 2 | TRCCR2 | 237, 263, 270 |
| 0131h | Timer RC Digital Filter Function Select Register | TRCDF | 237, 270 |
| 0132h | Timer RC Output Master Enable Register | TRCOER | 238 |
| 0133h | Timer RC Trigger Control Register | TRCADCR | 238 |
| 0134h | | | |
| 0135h | | | |
| 0136h | | | |
| 0137h | | | |
| 0138h | | | |
| 0139h | | | |
| 013Ah | | | |
| 013Bh | | | |
| 013Ch | | | |
| 013Dh | | | |
| 013Eh | | | |
| 013Fh | | | |
| 0140h | | | |
| 0141h | | | |
| 0142h | | | |
| 0143h | | | |
| 0144h | | | |
| 0145h | | | |
| 0146h | | | |
| 0147h | | | |
| 0148h | | | |
| 0149h | | | |
| 014Ah 014Bh | | | |
| 014Bh | | | |
| 014Ch | | | |
| 014Eh | | + | |
| 014En | | | |
| 0150h | | | |
| 0150h | | | |
| 0151h | | | |
| 0153h | | | |
| 0154h | | | |
| 0155h | | | |
| 0156h | | | |
| 0157h | | | |
| 0158h | | | |
| 0159h | | | |
| 015Ah | | | |
| 015Bh | | | |
| 015Ch | | | |
| 015Dh | | | |
| 015Eh | | | |
| 015Fh | | | |
| | l | 1 | 1 |

Note:

1. The blank regions are reserved. Do not access locations in these regions.

| A d drago | Dominton | Cumahal | Dono |
|--|---|--|--|
| Address 0160h | Register | Symbol U1MR | Page 298 |
| 0160h | UART1 Transmit/Receive Mode Register UART1 Bit Rate Register | U1MR U1BRG | 298 |
| 0161h | UART1 Bit Rate Register UART1 Transmit Buffer Register | U1TB | 298 |
| 0162h | OAKTT Hansilik buller Kegister | OTIB | 299 |
| 0164h | UART1 Transmit/Receive Control Register 0 | U1C0 | 300 |
| 0165h | UART1 Transmit/Receive Control Register 1 | U1C1 | 300 |
| 0166h | UART1 Receive Buffer Register | U1RB | 301 |
| 0167h | DARKT FREEDING Build Register | OTAB | 001 |
| 0168h | | | |
| 0169h | | | |
| 016Ah | | | |
| 016Bh | | | |
| 016Ch | | | |
| 016Dh | | | |
| 016Eh | | | |
| 016Fh | | | |
| 0170h | | | |
| 0171h | | | |
| 0172h | | | |
| 0173h | | | |
| 0174h | | | |
| 0175h | | | |
| 0176h | | | |
| 0177h | | | |
| 0178h | | | |
| 0179h | | | |
| 017Ah | | | |
| 017Bh | | | |
| 017Ch 017Dh | | | |
| | | | |
| 017Eh 017Fh | | | |
| 017FII | Timer RA Pin Select Register | TRASR | 70, 195 |
| 0180h | Timer RB/RC Pin Select Register | TRBRCSR | 70, 193 |
| 0181h | Timer RC Pin Select Register 0 | TRCPSR0 | 71, 240 |
| 0182h | Timer RC Pin Select Register 1 | TRCPSR1 | 71, 240 |
| 0184h | Timor No 1 in Goldot Register 1 | THOI OILI | 12, 241 |
| 0185h | | | |
| 0186h | | | |
| 0187h | | | |
| 0188h | UART0 Pin Select Register | U0SR | 73, 302 |
| 0189h | UART1 Pin Select Register | U1SR | 73, 302 |
| 018Ah | UART2 Pin Select Register 0 | U2SR0 | 74, 326 |
| 018Bh | UART2 Pin Select Register 1 | U2SR1 | 74, 326 |
| 018Ch | SSU/IIC Pin Select Register | SSUIICSR | 75, 365, 397 |
| 018Dh | | | |
| 018Eh | INT Interrupt Input Pin Select Register | INTSR | 75, 144 |
| 018Fh | | | |
| 0190h | | | |
| 0191h | | ı | |
| . — | | | |
| 0192h | 00.000 | 000- | |
| 0193h | SS Bit Counter Register | SSBR | 366 |
| | SS Transmit Data Register L / IIC bus Transmit | SSTDR / | 366 366, 398 |
| 0193h 0194h | SS Transmit Data Register L / IIC bus Transmit Data Register | SSTDR / ICDRT | |
| 0193h 0194h 0195h | SS Transmit Data Register L / IIC bus Transmit Data Register SS Transmit Data Register H | SSTDR / ICDRT SSTDRH | 366, 398 |
| 0193h 0194h | SS Transmit Data Register L / IIC bus Transmit Data Register | SSTDR / ICDRT | |
| 0193h 0194h 0195h | SS Transmit Data Register L / IIC bus Transmit Data Register SS Transmit Data Register H SS Receive Data Register L / IIC bus Receive | SSTDR / ICDRT SSTDRH SSRDR / | 366, 398 |
| 0193h 0194h 0195h 0196h | SS Transmit Data Register L / IIC bus Transmit Data Register SS Transmit Data Register H SS Receive Data Register L / IIC bus Receive Data Register SS Receive Data Register H SS Control Register H / IIC bus Control | SSTDR / ICDRT SSTDRH SSRDR / ICDRR SSRDRH SSCRH / | 366, 398 |
| 0193h 0194h 0195h 0196h 0197h 0198h | SS Transmit Data Register L / IIC bus Transmit Data Register SS Transmit Data Register H SS Receive Data Register L / IIC bus Receive Data Register L / IIC bus Receive Data Register SS Receive Data Register H SS Control Register H / IIC bus Control Register 1 | SSTDR / ICDRT SSTDRH SSRDR / ICDRR SSRDRH SSCRH / ICCR1 | 366, 398 367, 398 367, 399 |
| 0193h 0194h 0195h 0196h | SS Transmit Data Register L / IIC bus Transmit Data Register SS Transmit Data Register H SS Receive Data Register L / IIC bus Receive Data Register SS Receive Data Register H SS Control Register H / IIC bus Control | SSTDR / ICDRT SSTDRH SSRDR / ICDRR SSRDRH SSCRH / ICCR1 SSCRL / | 366, 398 367, 398 |
| 0193h 0194h 0195h 0196h 0197h 0198h | SS Transmit Data Register L / IIC bus Transmit Data Register SS Transmit Data Register H SS Receive Data Register L / IIC bus Receive Data Register L / IIC bus Receive Data Register SS Receive Data Register H SS Control Register H / IIC bus Control Register 1 | SSTDR / ICDRT SSTDRH SSRDR / ICDRR SSRDRH SSRDRH SSCRH / ICCR1 SSCRL / ICCR2 SSMR / | 366, 398 367, 398 367, 399 |
| 0193h 0194h 0195h 0196h 0197h 0198h 0199h | SS Transmit Data Register L / IIC bus Transmit Data Register SS Transmit Data Register H SS Receive Data Register L / IIC bus Receive Data Register L / IIC bus Receive Data Register SS Receive Data Register H SS Control Register H / IIC bus Control Register 1 SS Control Register L / IIC bus Control Register 2 SS Mode Register / IIC bus Mode Register SS Enable Register / IIC bus Interrupt Enable | SSTDR / ICDRT SSTDRH SSRDR / ICDRR SSRDRH SSCRH/ ICCR1 SSCRL / ICCR2 SSMR / ICMR SSER / | 366, 398 367, 398 367, 399 368, 400 |
| 0193h 0194h 0195h 0196h 0197h 0198h 0199h | SS Transmit Data Register L / IIC bus Transmit Data Register SS Transmit Data Register H SS Receive Data Register L / IIC bus Receive Data Register SS Receive Data Register H SS Control Register H / IIC bus Control Register 1 SS Control Register L / IIC bus Control Register 2 SS Mode Register / IIC bus Mode Register | SSTDR / ICDRT SSTDRH SSRDR / ICDRR SSRDRH SSCRH / ICCR1 SSCRL / ICCR2 SSMR / ICMR | 366, 398 367, 398 367, 399 368, 400 369, 401 |
| 0193h 0194h 0195h 0196h 0197h 0198h 0199h 019Ah 019Bh | SS Transmit Data Register L / IIC bus Transmit Data Register SS Transmit Data Register H SS Receive Data Register L / IIC bus Receive Data Register L / IIC bus Receive Data Register H SS Receive Data Register H SS Control Register H / IIC bus Control Register 1 SS Control Register L / IIC bus Control Register 2 SS Mode Register / IIC bus Mode Register SS Enable Register / IIC bus Interrupt Enable Register SS Status Register / IIC bus Status Register | SSTDR / ICDRT SSTDRH SSRDR / ICDRR SSRDRH SSCRH / ICCR1 SSCRL / ICCR2 SSMR / ICMR SSER / ICMR SSER / ICIER SSSR / ICSR | 366, 398 367, 398 367, 399 368, 400 369, 401 370, 402 371, 403 |
| 0193h 0194h 0195h 0196h 0197h 0198h 0199h 019Ah | SS Transmit Data Register L / IIC bus Transmit Data Register SS Transmit Data Register H SS Receive Data Register L / IIC bus Receive Data Register L / IIC bus Receive Data Register SS Receive Data Register H SS Control Register H / IIC bus Control Register 1 SS Control Register L / IIC bus Control Register 2 SS Mode Register / IIC bus Mode Register SS Enable Register / IIC bus Interrupt Enable Register | SSTDR / ICDRT SSTDRH SSRDR / ICDRR SSRDRH SSCRH / ICCR1 SSCRL / ICCR2 SSMR / ICMR SSER / ICIER SSSR / ICSR SSMR 2 / | 366, 398 367, 398 367, 399 368, 400 369, 401 370, 402 |
| 0193h 0194h 0195h 0196h 0197h 0198h 0199h 019Ah 019Bh 019Ch | SS Transmit Data Register L / IIC bus Transmit Data Register SS Transmit Data Register H SS Receive Data Register L / IIC bus Receive Data Register L / IIC bus Receive Data Register H SS Receive Data Register H SS Control Register H / IIC bus Control Register 1 SS Control Register L / IIC bus Control Register 2 SS Mode Register / IIC bus Mode Register SS Enable Register / IIC bus Interrupt Enable Register SS Status Register / IIC bus Status Register | SSTDR / ICDRT SSTDRH SSRDR / ICDRR SSRDRH SSCRH / ICCR1 SSCRL / ICCR2 SSMR / ICMR SSER / ICMR SSER / ICIER SSSR / ICSR | 366, 398 367, 398 367, 399 368, 400 369, 401 370, 402 371, 403 |
| 0193h 0194h 0195h 0196h 0197h 0198h 0199h 019Ah 019Bh | SS Transmit Data Register L / IIC bus Transmit Data Register SS Transmit Data Register H SS Receive Data Register L / IIC bus Receive Data Register L / IIC bus Receive Data Register H SS Receive Data Register H SS Control Register H / IIC bus Control Register 1 SS Control Register L / IIC bus Control Register 2 SS Mode Register / IIC bus Mode Register SS Enable Register / IIC bus Interrupt Enable Register SS Status Register / IIC bus Status Register | SSTDR / ICDRT SSTDRH SSRDR / ICDRR SSRDRH SSCRH / ICCR1 SSCRL / ICCR2 SSMR / ICMR SSER / ICIER SSSR / ICSR SSMR 2 / | 366, 398 367, 398 367, 399 368, 400 369, 401 370, 402 371, 403 |

| Address | Register | Symbol | Page |
|----------------|---|--------|-------|
| 01A0h | . ragions. | , | . aga |
| 01A1h | | | |
| 01A2h | | | |
| 01A3h | | | |
| 01A4h | | | |
| 01A5h | | | |
| 01A6h | | | |
| 01A7h | | | |
| 01A8h | | | |
| 01A9h | | | |
| 01AAh | | | |
| 01ABh | | | |
| 01ACh | | | |
| 01ADh | | | |
| 01AEh | | | |
| 01AFh | | | |
| 01B0h | | | |
| 01B1h | | | |
| 01B2h | Flash Memory Status Register | FST | 497 |
| 01B3h | | | |
| 01B4h | Flash Memory Control Register 0 | FMR0 | 499 |
| 01B5h | Flash Memory Control Register 1 | FMR1 | 501 |
| 01B6h | Flash Memory Control Register 2 | FMR2 | 503 |
| 01B7h | | | |
| 01B8h | | | |
| 01B9h | | | |
| 01BAh | | | |
| 01BBh | | | |
| 01BCh | | | |
| 01BDh | | | |
| 01BEh | | | |
| 01C0h | Address Match Interrupt Register 0 | RMAD0 | 150 |
| 01C1h | | | |
| 01C2h | | | |
| 01C3h | Address Match Interrupt Enable Register 0 | AIER0 | 150 |
| 01C4h | Address Match Interrupt Register 1 | RMAD1 | 150 |
| 01C5h | | | |
| 01C6h | A.I. M.I.I | AUED4 | 450 |
| 01C7h | Address Match Interrupt Enable Register 1 | AIER1 | 150 |
| 01C8h | | | |
| 01C9h | | | |
| 01CAh | | | |
| 01CBh 01CCh | | - | |
| 01CCh | | + | |
| 01CDh | | - | |
| 01CEII | | - | |
| 01D0h | | - | |
| 01D0h | | + | |
| 01D1h | | + | |
| 01D3h | | 1 | |
| 01D4h | | | |
| 01D5h | | | |
| 01D6h | | 1 | |
| 01D7h | | | |
| 01D8h | | | |
| 01D9h | | | |
| 01DAh | | | |
| 01DBh | | | |
| 01DCh | | 1 | |
| 01DDh | | | |
| 01DEh | | İ | |
| 01DFh | | | |
| | | | |

Note:
 The blank regions are reserved. Do not access locations in these regions.

| Address | Register | Symbol | Page |
|---------|---|--------|----------|
| 01E0h | Pull-Up Control Register 0 | PUR0 | 76 |
| 01E1h | Pull-Up Control Register 1 | PUR1 | 76 |
| 01E2h | | | |
| 01E3h | | | |
| 01E4h | | | |
| 01E5h | | | |
| 01E6h | | | |
| 01E7h | | | |
| 01E8h | | | |
| 01E9h | | | |
| 01EAh | | | |
| 01EBh | | | |
| 01ECh | | | |
| 01EDh | | | |
| 01EEh | | | |
| 01EFh | | | |
| 01F0h | Port P1 Drive Capacity Control Register | P1DRR | 77 |
| 01F1h | Port P2 Drive Capacity Control Register | P2DRR | 77 |
| 01F2h | Drive Capacity Control Register 0 | DRR0 | 78 |
| 01F3h | Drive Capacity Control Register 1 | DRR1 | 79 |
| 01F4h | | | |
| 01F5h | Input Threshold Control Register 0 | VLT0 | 80 |
| 01F6h | Input Threshold Control Register 1 | VLT1 | 81 |
| 01F7h | | 1 | |
| 01F8h | Comparator B Control Register 0 | INTCMP | 487 |
| 01F9h | , , , , , , , , , , , , , , , , , , , | 1 | |
| 01FAh | External Input Enable Register 0 | INTEN | 145, 487 |
| 01FBh | 1 | | -, - |
| 01FCh | INT Input Filter Select Register 0 | INTF | 145, 488 |
| 01FDh | | | 110, 100 |
| 01FEh | Key Input Enable Register 0 | KIEN | 148 |
| 01FFh | They imput Enable Hegister e | | |
| 2C00h | DTC Transfer Vector Area | | 1 |
| 2C01h | DTC Transfer Vector Area | | 1 |
| 2C02h | DTC Transfer Vector Area | | 1 |
| 2C03h | DTC Transfer Vector Area | | |
| 2C04h | DTC Transfer Vector Area | | |
| 2C04H | DTC Transfer Vector Area | | |
| 2C06h | DTC Transfer Vector Area | | |
| 2C07h | DTC Transfer Vector Area | | |
| 2C08h | DTC Transfer Vector Area | | |
| 2C09h | DTC Transfer Vector Area | | |
| 2C09II | DTC Transfer Vector Area | | - |
| | | | 1 |
| : | DTC Transfer Vector Area | | |
| : | DTC Transfer Vector Area | 1 | 1 |
| 2C3Ah | DTC Transfer Vector Area | | |
| 2C3Bh | DTC Transfer Vector Area | | |
| 2C3Ch | DTC Transfer Vector Area | | |
| 2C3Dh | DTC Transfer Vector Area | | |
| 2C3Eh | DTC Transfer Vector Area | | |
| 2C3Fh | DTC Transfer Vector Area | | |
| 2C40h | | DTCD0 | |
| 2C41h | | | |
| 2C42h | _ | | |
| 2C43h |] | | |
| 2C44h | | | |
| 2C45h |] | | |
| 2C46h |] | | |
| 2C47h | | | |
| 2C48h | | DTCD1 | |
| 2C49h |] | | |
| 2C4Ah | 1 | | |
| 2C4Bh | 1 | | |
| 2C4Ch | 1 | | |
| 2C4Dh | 1 | | |
| 2C4Eh | 1 | | |
| 2C4Fh | 1 | | 1 |
| | 1 | 1 | i |

| Address | Register | Symbol | Page |
|---------|----------|--------|------|
| 2C50h | | DTCD2 | |
| 2C51h | | | |
| 2C52h | | | |
| 2C53h | | | |
| 2C54h | | | |
| 2C55h | | | |
| 2C56h | | | |
| 2C57h | | | |
| | | DTODO | |
| 2C58h | | DTCD3 | |
| 2C59h | | | |
| 2C5Ah | | | |
| 2C5Bh | | | |
| 2C5Ch | | | |
| 2C5Dh | | | |
| 2C5Eh | | | |
| 2C5Fh | | | |
| 2C60h | | DTCD4 | |
| 2C61h | | | |
| 2C62h | | | |
| 2C63h | | | |
| 2C64h | | | |
| 2C65h | | | |
| 2C66h | | | |
| | | | |
| 2C67h | | DTODE | |
| 2C68h | | DTCD5 | |
| 2C69h | | | |
| 2C6Ah | | | |
| 2C6Bh | | | |
| 2C6Ch | | | |
| 2C6Dh | | | |
| 2C6Eh | | | |
| 2C6Fh | | | |
| 2C70h | | DTCD6 | |
| 2C71h | | | |
| 2C72h | | | |
| 2C73h | | | |
| 2C74h | | | |
| 2C75h | | | |
| 2C76h | | | |
| 2C77h | | | |
| | | DTODZ | |
| 2C78h | | DTCD7 | |
| 2C79h | | | |
| 2C7Ah | | | |
| 2C7Bh | | | |
| 2C7Ch | | | |
| 2C7Dh | | | |
| 2C7Eh | | | |
| 2C7Fh | | | |
| 2C80h | | DTCD8 | |
| 2C81h | | | |
| 2C82h | | | |
| 2C83h | | | |
| 2C84h | | | |
| 2C85h | | | |
| 2C86h | | | |
| | | | |
| 2C87h | | | |
| 2C88h | | DTCD9 | |
| 2C89h | | | |
| 2C8Ah | | | |
| 2C8Bh | | | |
| 2C8Ch | | | |
| 2C8Dh | | | |
| 2C8Eh | | | |
| 2C8Fh | | | |
| | | | |

Note:
 The blank regions are reserved. Do not access locations in these regions.

| A d dra a a | Decistor | Cumahal | Dono |
|------------------|----------|---------|------|
| Address 2C90h | Register | Symbol | Page |
| 2C90f1 | | DTCD10 | |
| | | | |
| 2C92h | | | |
| 2C93h | | | |
| 2C94h | | | |
| 2C95h | | | |
| 2C96h | | | |
| 2C97h | | DTOD44 | |
| 2C98h | | DTCD11 | |
| 2C99h 2C9Ah | | | |
| | | | |
| 2C9Bh 2C9Ch | | | |
| | | | |
| 2C9Dh | | | |
| 2C9Eh | | | |
| 2C9Fh | | DTODAO | |
| 2CA0h | | DTCD12 | |
| 2CA1h | | | |
| 2CA2h | | | |
| 2CA3h | | | |
| 2CA4h | | | |
| 2CA5h | | | |
| 2CA6h | | | |
| 2CA7h 2CA8h | | DTCD42 | |
| | | DTCD13 | |
| 2CA9h | | | |
| 2CAAh | | | |
| 2CABh | | | |
| 2CACh 2CADh | | | |
| 2CADh 2CAEh | | | |
| 2CAEII | | | |
| 2CB0h | | DTCD44 | |
| 2CB0H | | DTCD14 | |
| 2CB1fi | | | |
| 2CB2h | | | |
| 2CB4h | | | |
| 2CB5h | | | |
| 2CB6h | | | |
| 2CB7h | | | |
| 2CB/II | | DTCD15 | |
| 2CB9h | | 210010 | |
| 2CBAh | | | |
| 2CBBh | | | |
| 2CBCh | | | |
| 2CBDh | | | |
| 2CBEh | | | |
| 2CBFh | | | |
| 2CC0h | | DTCD16 | |
| 2CC1h | | 210010 | |
| 2CC2h | | | |
| 2CC3h | | | |
| 2CC4h | | | |
| 2CC5h | | | |
| 2CC6h | | | |
| 2CC7h | | | |
| 2CC8h | | DTCD17 | |
| 2CC9h | | 210011 | |
| 2CCAh | | | |
| 2CCBh | | | |
| 2CCCh | | | |
| 2CCDh | | | |
| 2CCEh | | | |
| 2CCFh | | | |
| 200111 | | Ī | l |

| Address | Register | Symbol | Page |
|---------|----------|--------|------|
| 2CD0h | | DTCD18 | |
| 2CD1h | | | |
| 2CD2h | | | |
| 2CD3h | | | |
| 2CD4h | | | |
| 2CD5h | | | |
| 2CD6h | | | |
| 2CD7h | | | |
| 2CD8h | | DTCD19 | |
| 2CD9h | | | |
| 2CDAh | | | |
| 2CDBh | | | |
| 2CDCh | | | |
| 2CDDh | | | |
| 2CDEh | | | |
| 2CDFh | | | |
| 2CE0h | | DTCD20 | |
| 2CE1h | | | |
| 2CE2h | | | |
| 2CE3h | | | |
| 2CE4h | | | |
| 2CE5h | | | |
| 2CE6h | | | |
| 2CE7h | | | |
| 2CE8h | | DTCD21 | |
| 2CE9h | | | |
| 2CEAh | | | |
| 2CEBh | | | |
| 2CECh | | | |
| 2CEDh | | | |
| 2CEEh | | | |
| 2CEFh | | | |
| 2CF0h | | DTCD22 | |
| 2CF1h | | | |
| 2CF2h | | | |
| 2CF3h | | | |
| 2CF4h | | | |
| 2CF5h | | | |
| 2CF6h | | | |
| 2CF7h | | | |
| 2CF8h | | DTCD23 | - |
| 2CF9h | | | |
| 2CFAh | | | |
| 2CFBh | | | |
| 2CFCh | | | |
| 2CFDh | | | |
| 2CFEh | | | |
| 2CFFh | | | |
| 2D00h | | | |
| 2D01h | | | |
| 2D01h | | | |
| | | | |

| FFDBh | Option Function Select Register 2 | OFS2 | 30, 162, 169 |
|-------|-----------------------------------|------|--------------------------|
| : | | | |
| FFFFh | Option Function Select Register | OFS | 29, 48, 161, 168, 495 |

Note:

1. The blank regions are reserved. Do not access locations in these regions.



PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

R8C/33A Group RENESAS MCU

REJ09B0455-0010 Rev.0.10 Feb 29, 2008

1. Overview

1.1 Features

The R8C/33A Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

The R8C/33A Group has data flash (1 KB × 4 blocks) with the background operation (BGO) function.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.

Specifications 1.1.2

Tables 1.1 and 1.2 outline the Specifications for R8C/33A Group.

Table 1.1 Specifications for R8C/33A Group (1)

| Itom | Function | Specification |
|---------------|--------------------|---|
| Item CPU | | R8C/Tiny series core |
| LOP U | Central processing | Number of fundamental instructions: 89 |
| | unit | Minimum instruction execution time: |
| | | 50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) |
| | | 100 ns (f(XIN) = 10 MHz, VCC = 3.0 to 5.5 V) |
| | | 200 ns (f(XIN) = 5 MHz, VCC = 2.7 to 5.5 V) |
| | | 500 ns (f(XIN) = 2 MHz, VCC = 1.8 to 5.5 V) |
| | | • Multiplier: 16 bits × 16 bits → 32 bits |
| | | Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits |
| | | Operation mode: Single-chip mode (address space: 1 Mbyte) |
| Memory | ROM, RAM, Data | Refer to Table 1.3 Product List for R8C/33A Group. |
| | flash | |
| Power Supply | Voltage detection | Power-on reset |
| Voltage | circuit | Voltage detection 3 (detection level of voltage detection 0 and voltage |
| Detection | | detection 1 selectable) |
| I/O Ports | Programmable I/O | • Input-only: 1 pin |
| | ports | CMOS I/O ports: 27, selectable pull-up resistor |
| | 1 | High current drive ports: 27 |
| Clock | Clock generation | 4 circuits: XIN clock oscillation circuit, |
| | circuits | XCIN clock oscillation circuit (32 kHz), |
| | | High-speed on-chip oscillator (with frequency adjustment function), |
| | | Low-speed on-chip oscillator |
| | | Oscillation stop detection: XIN clock oscillation stop detection function |
| | | • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 |
| | | Low power consumption modes: |
| | | Standard operating mode (high-speed clock, low-speed clock, high-speed |
| | | on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode |
| | | Real-time clock (timer RE) |
| Interrupts | | Number of interrupt vectors: 69 |
| | | • External Interrupt: 7 (INT × 3, Key input × 4) |
| | | Priority levels: 7 levels |
| Watchdog Tim | er | • 15 bits x 1 (with prescaler) |
| | | Reset start selectable |
| | | Low-speed on-chip oscillator for watchdog timer selectable |
| DTC (Data Tra | insfer Controller) | • 1 channel |
| | | Activation sources: 23 |
| | T- 04 | Transfer modes: 2 (normal mode, repeat mode) |
| Timer | Timer RA | 8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every |
| | | period), event counter mode, pulse width measurement mode, pulse period |
| | | measurement mode |
| | Timer RB | 8 bits × 1 (with 8-bit prescaler) |
| | Timer ND | Timer mode (period timer), programmable waveform generation mode (PWM |
| | | output), programmable one-shot generation mode, programmable wait one- |
| | | shot generation mode |
| | Timer RC | 16 bits × 1 (with 4 capture/compare registers) |
| | | Timer mode (input capture function, output compare function), PWM mode |
| | | (output 3 pins), PWM2 mode (PWM output pin) |
| | Timer RE | 8 bits × 1 |
| | | Real-time clock mode (count seconds, minutes, hours, days of week), output |
| | | compare mode |

Specifications for R8C/33A Group (2) Table 1.2

| Item | Function | Specification | | | |
|----------------------|------------------|--|--|--|--|
| Serial | UARTO, UART1 | Clock synchronous serial I/O/UART × 2 channel | | | |
| Interface | UART2 | Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), multiprocessor communication function | | | |
| Synchronous S | erial | 1 (shared with I ² C-bus) | | | |
| Communication | n Unit (SSU) | | | | |
| I ² C bus | | 1 (shared with SSU) | | | |
| LIN Module | | Hardware LIN: 1 (timer RA, UART0) | | | |
| A/D Converter | | 10-bit resolution × 12 channels, includes sample and hold function, with sweep mode | | | |
| D/A Converter | | 8-bit resolution x 2 circuits | | | |
| Comparator A | | 2 circuits (shared with voltage monitor 1 and voltage monitor 2) | | | |
| | | External reference voltage input available | | | |
| Comparator B | | 2 circuits | | | |
| Flash Memory | | Programming and erasure voltage: VCC = 2.7 to 5.5 V | | | |
| | | Programming and erasure endurance: 10,000 times (data flash) | | | |
| | | 1,000 times (program ROM) | | | |
| | | Program security: ROM code protect, ID code check | | | |
| | | Debug functions: On-chip debug, on-board flash rewrite function | | | |
| | | Background operation (BGO) function | | | |
| Operating Freq | uency/Supply | f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V) | | | |
| Voltage | | f(X N) = 10 MHz (VCC = 2.7 to 5.5 V) | | | |
| | | f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V) f(XIN) = 2 MHz (VCC = 1.8 to 5.5 V) | | | |
| Current Consul | mption | TBD (VCC = 5.0 V, f(XIN) = 20 MHz) | | | |
| | npuon | TBD (VCC = $3.0 \text{ V, } f(XIN) = 10 \text{ MHz}$) | | | |
| | | TBD (VCC = 3.0 V, wait mode (f(XCÍN) = 32 kHz)) | | | |
| | | TBD (VCC = 3.0 V, stop mode) | | | |
| Operating Amb | ient Temperature | -20 to 85°C (N version) | | | |
| | | -40 to 85°C (D version) (1) | | | |
| Package | | 32-pin LQFP | | | |
| | | Package code: PLQP0032GB-A (previous code: 32P6U-A) | | | |

Note:
 1. Specify the D version if D version functions are to be used.

1.2 **Product List**

Table 1.3 lists Product List for R8C/33A Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/33A Group.

Table 1.3 **Product List for R8C/33A Group**

Current of Feb. 2008

| Part No. | ROM Capacity | | RAM | Package Type | Remarks | |
|------------------|--------------|-------------|------------|--------------|-----------|--|
| Fait No. | Program ROM | Data flash | Capacity | rackage Type | Remarks | |
| R5F21331ANFP (D) | 4 Kbytes | 1 Kbyte × 4 | 512 bytes | PLQP0032GB-A | N version | |
| R5F21332ANFP (D) | 8 Kbytes | 1 Kbyte × 4 | 1 Kbyte | PLQP0032GB-A | | |
| R5F21334ANFP (D) | 16 Kbytes | 1 Kbyte × 4 | 1.5 Kbytes | PLQP0032GB-A | | |
| R5F21335ANFP (D) | 24 Kbytes | 1 Kbyte × 4 | 2 Kbytes | PLQP0032GB-A | | |
| R5F21336ANFP (D) | 32 Kbytes | 1 Kbyte × 4 | 2.5 Kbytes | PLQP0032GB-A | | |
| R5F21331ADFP (D) | 4 Kbytes | 1 Kbyte × 4 | 512 bytes | PLQP0032GB-A | D version | |
| R5F21332ADFP (D) | 8 Kbytes | 1 Kbyte × 4 | 1 Kbyte | PLQP0032GB-A | | |
| R5F21334ADFP (D) | 16 Kbytes | 1 Kbyte × 4 | 1.5 Kbytes | PLQP0032GB-A | | |
| R5F21335ADFP (D) | 24 Kbytes | 1 Kbyte × 4 | 2 Kbytes | PLQP0032GB-A | | |
| R5F21336ADFP (D) | 32 Kbytes | 1 Kbyte × 4 | 2.5 Kbytes | PLQP0032GB-A | | |

(D): Under development




Figure 1.1 Part Number, Memory Size, and Package of R8C/33A Group

1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

1.4 **Pin Assignment**

Figure 1.3 shows Pin Assignment (Top View). Table 1.4 outlines the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View)

Table 1.4 Pin Name Information by Pin Number

| | | | | I/O | Pin Functions for | r Periphe | eral Mo | dules |
|---------------|--------------|------|-----------|---------------------|---------------------------|-----------|-------------------------|---|
| Pin Number | Control Pin | Port | Interrupt | Timer | Serial Interface | SSU | I ² C bus | A/D Converter, D/A Converter, Comparator A, Comparator B, Voltage Detection Circuit |
| 1 | | P4_2 | | | | | | VREF |
| 2 | MODE | | | | | | | |
| 3 | RESET | | | | | | | |
| 4 | XOUT(/XCOUT) | P4_7 | | | | | | |
| 5 | VSS/AVSS | | | | | | | |
| 6 | XIN(/XCIN) | P4_6 | | | | | | |
| 7 | VCC/AVCC | | | | | | | |
| 8 | | P3_7 | | TRAO | (RXD2/SCL2/ TXD2/SDA2) | SSO | SDA | |
| 9 | | P3_5 | | (TRCIOD) | (CLK2) | SSCK | SCL | |
| 10 | | P3_4 | | (TRCIOC) | (RXD2/SCL2/ TXD2/SDA2) | SSI | | IVREF3 |
| 11 | | P3_3 | ĪNT3 | (TRCCLK) | (CTS2/RTS2) | SCS | | IVCMP3 |
| 12 | | P2_2 | | (TRCIOD) | | | | |
| 13 | | P2_1 | | (TRCIOC) | | | | |
| 14 | | P2_0 | (INT1) | (TRCIOB) | | | | |
| 15 | | P3_1 | , , | (TRBO) | | | | |
| 16 | | P4_5 | ĪNT0 | | (RXD2/SCL2) | | | ADTRG |
| 17 | | P1_7 | ĪNT1 | (TRAIO) | | | | IVCMP1 |
| 18 | | P1_6 | | | (CLK0) | | | LVCOUT2/IVREF1 |
| 19 | | P1_5 | (INT1) | (TRAIO) | (RXD0) | | | |
| 20 | | P1_4 | | (TRCCLK) | (TXD0) | | | |
| 21 | | P1_3 | KI3 | TRBO (/TRCIOC) | | | | AN11/LVCOUT1 |
| 22 | | P1_2 | KI2 | (TRCIOB) | | | | AN10/LVREF |
| 23 | | P1_1 | KI1 | (TRCIOA/ TRCTRG) | | | | AN9/LVCMP2 |
| 24 | | P1_0 | KI0 | (TRCIOD) | | | | AN8/LVCMP1 |
| 25 | | P0_7 | | (TRCIOC) | | | | AN0/DA1 |
| 26 | | P0_6 | | (TRCIOD) | | | | AN1/DA0 |
| 27 | | P0_5 | | (TRCIOB) | | | | AN2 |
| 28 | | P0_4 | | TREO (/TRCIOB) | | | | AN3 |
| 29 | | P0_3 | | (TRCIOB) | (CLK1) | | | AN4 |
| 30 | | P0_2 | | (TRCIOA/ TRCTRG) | (RXD1) | | | AN5 |
| 31 | | P0_1 | | (TRCIOA/ TRCTRG) | (TXD1) | | | AN6 |
| 32 | | P0_0 | | (TRCIOA/ TRCTRG) | | | | AN7 |

Note:

1. Can be assigned to the pin in parentheses by a program.

1.5 **Pin Functions**

Tables 1.5 and 1.6 list Pin Functions.

Table 1.5 Pin Functions (1)

| Item | Pin Name | I/O Type | Description |
|---------------------------|-----------------------------------|--------------------|---|
| Power supply input | VCC, VSS | _ | Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin. |
| Analog power supply input | AVCC, AVSS | _ | Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS. |
| Reset input | RESET | - 1 | Input "L" on this pin resets the MCU. |
| MODE | MODE | I | Connect this pin to VCC via a resistor. |
| XIN clock input | XIN | I | These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins (1). To use an external clock, input it |
| XIN clock output | XOUT | I/O ⁽²⁾ | to the XOUT pin and leave the XIN pin open. |
| XCIN clock input | XCIN | I | These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT |
| XCIN clock output | XCOUT | 0 | pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. |
| INT interrupt input | ĪNTO, ĪNT1, ĪNT3 | I | INT interrupt input pins. INT0 is timer RB, and RC input pin. |
| Key input interrupt | KI0 to KI3 | I | Key input interrupt input pins |
| Timer RA | TRAIO | I/O | Timer RA I/O pin |
| | TRAO | 0 | Timer RA output pin |
| Timer RB | TRBO | 0 | Timer RB output pin |
| Timer RC | TRCCLK | I | External clock input pin |
| | TRCTRG | I | External trigger input pin |
| | TRCIOA, TRCIOB, TRCIOC, TRCIOD | I/O | Timer RC I/O pins |
| Timer RE | TREO | 0 | Divided clock output pin |
| Serial interface | CLK0, CLK1, CLK2 | I/O | Transfer clock I/O pins |
| | RXD0, RXD1, RXD2 | - 1 | Serial data input pins |
| | TXD0, TXD1, TXD2 | 0 | Serial data output pins |
| | CTS2 | I | Transmission control input pin |
| | RTS2 | 0 | Reception control output pin |
| | SCL2 | I/O | I ² C mode clock I/O pin |
| | SDA2 | I/O | I ² C mode data I/O pin |
| I ² C bus | SCL | I/O | Clock I/O pin |
| | SDA | I/O | Data I/O pin |
| SSU | SSI | I/O | Data I/O pin |
| | SCS | I/O | Chip-select signal I/O pin |
| | SSCK | I/O | Clock I/O pin |
| | SSO | I/O | Data I/O pin |

I: Input Notes:

O: Output

I/O: Input and output

1. Refer to the oscillator manufacturer for oscillation characteristics.

2. To use an externally generated clock, input it to XOUT.

R8C/33A Group 1. Overview

Table 1.6 Pin Functions (2)

| Item | Pin Name | I/O Type | Description |
|---------------------------|--|----------|--|
| Reference voltage input | VREF | I | Reference voltage input pin to A/D converter and D/A converter |
| A/D converter | AN0 to AN11 | I | Analog input pins to A/D converter |
| | ADTRG | I | AD external trigger input pin |
| D/A converter | DA0, DA1 | 0 | D/A converter output pins |
| Comparator A | LVCMP1, LVCMP2 | I | Comparator A analog voltage input pins |
| | LVREF | I | Comparator A reference voltage input pin |
| | LVCOUT1, LVCOUT2 | 0 | Comparator A output pins |
| Comparator B | IVCMP1, IVCMP3 | I | Comparator B analog voltage input pins |
| | IVREF1, IVREF3 | I | Comparator B reference voltage input pins |
| Voltage detection circuit | LVCMP2 | I | Detection voltage input pin for voltage detection 2 |
| I/O port | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_2, P3_1, P3_3 to P3_5, P3_7, P4_5 to P4_7 | I/O | CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports. |
| Input port | P4_2 | I | Input-only port |

I: Input O: Output I/O: Input and output

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

Address Registers (A0 and A1) 2.2

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 **Interrupt Table Register (INTB)**

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 **Program Counter (PC)**

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 **Processor Interrupt Priority Level (IPL)**

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 **Reserved Bit**

If necessary, set to 0. When read, the content is undefined.

R8C/33A Group 3. Memory

3. Memory

3.1 R8C/33A Group


Figure 3.1 is a Memory Map of R8C/33A Group. The R8C/33A Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



Notes:

- 1. Data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).
- 2. The blank areas are reserved and cannot be accessed by users.

| Internal ROM | | | Internal RAM | |
|--------------|--|---|---|---|
| Size | Address 0YYYYh | Address ZZZZZh | Size | Address 0XXXXh |
| 4 Kbytes | 0F000h | _ | 512 bytes | 005FFh |
| 8 Kbytes | 0E000h | _ | 1 Kbyte | 007FFh |
| 16 Kbytes | 0C000h | _ | 1.5 Kbytes | 009FFh |
| 24 Kbytes | 0A000h | _ | 2 Kbytes | 00BFFh |
| 32 Kbytes | 08000h | - | 2.5 Kbytes | 00DFFh |
| | 4 Kbytes 8 Kbytes 16 Kbytes 24 Kbytes | 4 Kbytes 0F000h 8 Kbytes 0E000h 16 Kbytes 0C000h 24 Kbytes 0A000h | 4 Kbytes 0F000h - 8 Kbytes 0E000h - 16 Kbytes 0C000h - 24 Kbytes 0A000h - | 4 Kbytes 0F000h - 512 bytes 8 Kbytes 0E000h - 1 Kbyte 16 Kbytes 0C000h - 1.5 Kbytes 24 Kbytes 0A000h - 2 Kbytes |

Figure 3.1 Memory Map of R8C/33A Group

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers.

Table 4.1 SFR Information (1) (1)

| Address | Register | Symbol | After Reset |
|-----------------|---|-----------|---------------------------------------|
| 0000h | | | |
| 0001h | | | |
| 0002h | | | |
| 0003h | | | |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | CM0 | 00101000b |
| 0007h | System Clock Control Register 1 | CM1 | 00100000b |
| 0008h | Module Standby Control Register | MSTCR | 00h |
| 0009h | System Clock Control Register 3 | CM3 | 00h |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | Reset Source Determination Register | RSTFR | 0XXX00XXb (2) |
| 000Ch | Oscillation Stop Detection Register | OCD | 00000100b |
| 000Dh | Watchdog Timer Reset Register | WDTR | XXh |
| 000Eh | Watchdog Timer Start Register | WDTS | XXh |
| 000Fh | Watchdog Timer Control Register | WDTC | 00111111b |
| 0010h | Hamanaag Hillian Carman Hagistia | | |
| 0011h | | | |
| 0011h | | | |
| 0012h | | - | |
| 0014h | | - | |
| 0014H | High-Speed On-Chip Oscillator Control Register 7 | FRA7 | When shipping |
| 0016h | Thigh opoda on only oscillator control register i | 1100 | Trion Shipping |
| 0017h | | | |
| 0017H | | | |
| 0019h | | | |
| 0013h | | | |
| 001An | | | |
| 001Ch | Count Source Protection Mode Register | CSPR | 00h |
| 001011 | Count Source Protection Mode Register | CSFR | |
| 00451 | | | 10000000b ⁽³⁾ |
| 001Dh | | | |
| 001Eh | | | |
| 001Fh | | | |
| 0020h | | | |
| 0021h | | | |
| 0022h | | 55.40 | |
| 0023h | High-Speed On-Chip Oscillator Control Register 0 | FRA0 | 00h |
| 0024h | High-Speed On-Chip Oscillator Control Register 1 | FRA1 | When shipping |
| 0025h | High-Speed On-Chip Oscillator Control Register 2 | FRA2 | 00h |
| 0026h | On-Chip Reference Voltage Control Register | OCVREFCR | 00h |
| 0027h | | | |
| 0028h | Clock Prescaler Reset Flag | CPSRF | 00h |
| 0029h | High-Speed On-Chip Oscillator Control Register 4 | FRA4 | When Shipping |
| 002Ah | High-Speed On-Chip Oscillator Control Register 5 | FRA5 | When Shipping |
| 002Bh | High-Speed On-Chip Oscillator Control Register 6 | FRA6 | When Shipping |
| 002Ch | | | |
| 002Dh | | | |
| 002Eh | | | |
| 002Fh | High-Speed On-Chip Oscillator Control Register 3 | FRA3 | When shipping |
| 0030h | Voltage Monitor Circuit/Comparator A Control Register | СМРА | 00h |
| 0031h | Voltage Monitor Circuit Edge Select Register | VCAC | 00h |
| 0032h | | | |
| 0033h | Voltage Detect Register 1 | VCA1 | 00001000b |
| 0034h | Voltage Detect Register 2 | VCA2 | 00h ⁽⁴⁾ |
| | | | 00100000b ⁽⁵⁾ |
| 0035h | | - | 00.000000 |
| 0036h | Voltage Detection 1 Level Select Register | VD1LS | 00000111b |
| 0037h | - Stage 2 Stocker Earth Colock Register | 75120 | 000001110 |
| 003711 0038h | Voltage Monitor 0 Circuit Control Register | VW0C | 1100X010b ⁽⁴⁾ |
| 000011 | Voltage Monitor o Oneun Control Negister | V V V O C | |
| 0039h | Voltage Monitor 1 Circuit Control Register | VW1C | 1100X011b ⁽⁵⁾ 10001010b |
| | | 1.777/10: | 1111111111111111 |

X: Undefined Notes: 1. The

- The blank areas are reserved and cannot be accessed by users.

 The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Software reset, watchdog timer reset, or oscillation stop detection reset does not affect this bit.
- The CSPROINI bit in the OFS register is set to 0. 3.
- The LVDAS bit in the OFS register is set to 1.
- The LVDAS bit in the OFS register is set to 0.

Table 4.2 SFR Information (2) (1)

| Address | Register | Symbol | After Reset |
|----------------|--|---------------|--|
| 003Ah | Voltage Monitor 2 Circuit Control Register | VW2C | 10000010b |
| 003Bh | | | |
| 003Ch | | | |
| 003Dh | | | |
| 003Eh | | | |
| 003Fh | | | |
| 0040h | | | |
| 0040H | Flash Memory Ready Interrupt Control Register | FMRDYIC | XXXXX000b |
| | riasii weniory Ready interrupt Control Register | FINIRDTIC | ************************************** |
| 0042h | | | |
| 0043h | | | |
| 0044h | | | |
| 0045h | | | |
| 0046h | | | |
| 0047h | Timer RC Interrupt Control Register | TRCIC | XXXXX000b |
| 0048h | | | |
| 0049h | | | |
| 004Ah | Timer RE Interrupt Control Register | TREIC | XXXXX000b |
| 004Bh | UART2 Transmit Interrupt Control Register | S2TIC | XXXXX000b |
| 004Ch | UART2 Receive Interrupt Control Register | S2RIC | XXXXX000b |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXX000b |
| 004Eh | A/D Conversion Interrupt Control Register | ADIC | XXXXX000b |
| 004Eh | SSU Interrupt Control Register / IIC bus Interrupt Control Register (2) | SSUIC / IICIC | XXXXX000b |
| | 330 interrupt Control Register / IIC bus interrupt Control Register (2) | 33310 / 11010 | 7/1/1/100D |
| 0050h | LIANTOT THE STATE OF THE STATE | COTIC | 1//////// |
| 0051h | UARTO Transmit Interrupt Control Register | SOTIC | XXXXX000b |
| 0052h | UART0 Receive Interrupt Control Register | SORIC | XXXXX000b |
| 0053h | UART1 Transmit Interrupt Control Register | S1TIC | XXXXX000b |
| 0054h | UART1 Receive Interrupt Control Register | S1RIC | XXXXX000b |
| 0055h | | | |
| 0056h | Timer RA Interrupt Control Register | TRAIC | XXXXX000b |
| 0057h | | | |
| 0058h | Timer RB Interrupt Control Register | TRBIC | XXXXX000b |
| 0059h | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Ah | INT3 Interrupt Control Register | INT3IC | XX00X000b |
| 005An | in 13 interrupt Control (register | 1141510 | XX00X000B |
| | | | |
| 005Ch | INITO LA COLLA DE CALLED CALLE | INITOIO | VV00V000I |
| 005Dh | INTO Interrupt Control Register | INT0IC | XX00X000b |
| 005Eh | UART2 Bus Collision Detection Interrupt Control Register | U2BCNIC | XXXXX000b |
| 005Fh | | | |
| 0060h | | | |
| 0061h | | | |
| 0062h | | | |
| 0063h | | | |
| 0064h | | | |
| 0065h | | | |
| 0066h | | | |
| 0067h | | | |
| | | | |
| 0068h | | | |
| 0069h | | | |
| 006Ah | | | |
| 006Bh | | | |
| 006Ch | | | |
| 006Dh | | | |
| 006Eh | | | |
| 006Fh | | | |
| 0070h | | | |
| 0071h | | | |
| 0071h | Voltage Monitor 1/Compare A1 Interrupt Control Register | VCMP1IC | XXXXX000b |
| 0072h | Voltage Monitor 2/Compare A2 Interrupt Control Register | VCMP2IC | XXXXXX000b |
| 0073h | 13.23 Monitor 2700 mparo 712 interrupt Oortifor Negloter | V OIVII ZIO | 7077770000 |
| 0074h 0075h | | | |
| | | | |
| 0076h | | | |
| 0077h | | | |
| 0078h | | | |
| 0079h | | | |
| 007Ah | | | |
| | | | |
| 007Bh | | | |
| 007Bh 007Ch | | | |
| 007Ch | | | |
| | | | |

Notes: 1. 2. The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (3) (1) Table 4.3

| able 4.3 | SFR information (3) (1) | | |
|----------------------------------|---|------------------|-------------|
| Address | Register | Symbol | After Reset |
| 0080h | DTC Activation Control Register | DTCTL | 00h |
| 0081h | | | |
| 0082h | | | |
| 0083h | | | |
| 0084h | | | |
| 0085h | | | |
| 0086h | | | <u> </u> |
| 0087h | | | |
| 0087h | DTC Activation Enable Register 0 | DTCEN0 | 00h |
| | DTC Activation Enable Register 1 | | 00h |
| 0089h | | DTCEN1 | |
| 008Ah | DTC Activation Enable Register 2 | DTCEN2 | 00h |
| 008Bh | DTC Activation Enable Register 3 | DTCEN3 | 00h |
| 008Ch | | | |
| 008Dh | DTC Activation Enable Register 5 | DTCEN5 | 00h |
| 008Eh | DTC Activation Enable Register 6 | DTCEN6 | 00h |
| 008Fh | | | |
| 0090h | | | |
| 0091h | | | |
| 0092h | | | |
| 0093h | | | |
| 0094h | | | |
| 0095h | | | |
| 0096h | | | |
| 0097h | | | |
| 0098h | | | |
| 0099h | | | |
| 009Ah | | | |
| 009An | | | |
| | | | |
| 009Ch | | | |
| 009Dh | | | |
| 009Eh | | | |
| 009Fh | | | |
| 00A0h | UART0 Transmit/Receive Mode Register | U0MR | 00h |
| 00A1h | UART0 Bit Rate Register | U0BRG | XXh |
| 00A2h | UART0 Transmit Buffer Register | U0TB | XXh |
| 00A3h | | | XXh |
| 00A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 00001000b |
| 00A5h | UART0 Transmit/Receive Control Register 1 | U0C1 | 00000010b |
| 00A6h | UART0 Receive Buffer Register | U0RB | XXh |
| 00A7h | | | XXh |
| 00A8h | UART2 Transmit/Receive Mode Register | U2MR | 00h |
| 00A9h | UART2 Bit Rate Register | U2BRG | XXh |
| 00AAh | UART2 Transmit Buffer Register | U2TB | XXh |
| 00ABh | or in the management education | 02.5 | XXh |
| 00ACh | UART2 Transmit/Receive Control Register 0 | U2C0 | 00001000b |
| 00ADh | UART2 Transmit/Receive Control Register 1 | U2C1 | 00001000b |
| 00AEh | UART2 Receive Buffer Register | U2RB | XXh |
| 00AEII | Office Receive Duller Register | UZND | XXh |
| 00AF11 | UART2 Digital Filter Function Select Register | URXDF | 00h |
| | DANTE DIGITAL FILLER FUNCTION SELECT REGISTER | UKADF | UUII |
| 00B1h | | | |
| 00B2h | | | |
| 00B3h | | | |
| 00B4h | | | |
| 00B5h | | | |
| 00B6h | | | |
| 00B7h | | | |
| 00001 | | | |
| 00B8h | | | |
| 00B9h | | | |
| | | | |
| 00B9h | UART2 Special Mode Register 5 | U2SMR5 | 00h |
| 00B9h 00BAh | UART2 Special Mode Register 5 UART2 Special Mode Register 4 | U2SMR5 U2SMR4 | 00h 00h |
| 00B9h 00BAh 00BBh 00BCh | UART2 Special Mode Register 4 | U2SMR4 | 00h |
| 00B9h 00BAh 00BBh | | | |

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (4) (1) Table 4.4

| Address | Register | Symbol | After Reset |
|----------------|----------------------------|--------------|-------------|
| 00C0h | A/D Register 0 | AD0 | XXXh |
| 00C1h | | | 000000XXb |
| 00C2h | A/D Register 1 | AD1 | XXh |
| 00C3h | | | 000000XXb |
| 00C4h | A/D Register 2 | AD2 | XXh |
| 00C5h | | | 000000XXb |
| 00C6h | A/D Register 3 | AD3 | XXh |
| 00C7h | 1.02 Hogiston o | 7.50 | 000000XXb |
| 00C8h | A/D Register 4 | AD4 | XXh |
| 00C9h | 77D Register 1 | 7.51 | 000000XXb |
| 00CAh | A/D Register 5 | AD5 | XXh |
| 00CBh | A/D (register 5 | ADS | 000000XXb |
| 00CCh | A/D Register 6 | AD6 | XXh |
| 00CDh | A/D (Tegister 0 | ADO | 000000XXb |
| 00CEh | A/D Register 7 | AD7 | XXh |
| 00CFh | A/D Register / | AD7 | |
| | | | 000000XXb |
| 00D0h | | | |
| 00D1h | | | |
| 00D2h | | | |
| 00D3h | | | |
| 00D4h | A/D Mode Register | ADMOD | 00h |
| 00D5h | A/D Input Select Register | ADINSEL | 11000000b |
| 00D6h | A/D Control Register 0 | ADCON0 | 00h |
| 00D7h | A/D Control Register 1 | ADCON1 | 00h |
| 00D8h | D/A Register 0 | DA0 | 00h |
| 00D9h | D/A Register 1 | DA1 | 00h |
| 00DAh | | | |
| 00DBh | | | |
| 00DCh | D/A Control Register | DACON | 00h |
| 00DDh | D// Control (Cogleto) | B/10011 | 0011 |
| 00DEh | | | + |
| 00DEh | | | |
| 00E0h | Port P0 Register | P0 | XXh |
| | | | |
| 00E1h 00E2h | Port P1 Register | P1 PD0 | XXh 00h |
| | Port P0 Direction Register | | |
| 00E3h | Port P1 Direction Register | PD1 | 00h |
| 00E4h | Port P2 Register | P2 | XXh |
| 00E5h | Port P3 Register | P3 | XXh |
| 00E6h | Port P2 Direction Register | PD2 | 00h |
| 00E7h | Port P3 Direction Register | PD3 | 00h |
| 00E8h | Port P4 Register | P4 | XXh |
| 00E9h | | | |
| 00EAh | Port P4 Direction Register | PD4 | 00h |
| 00EBh | | | |
| 00ECh | | | |
| 00EDh | | | |
| 00EEh | | 1 | |
| 00EFh | | | |
| 00F0h | | | |
| 00F1h | | | |
| 00F2h | | | |
| 00F3h | | + | |
| 00F4h | | + | |
| 00F5h | | - | |
| | | | |
| 00F6h | | | |
| 00F7h | | | |
| 00F8h | | | |
| 00F9h | | | |
| 00FAh | | | |
| 00FBh | | | |
| 00FCh | | | |
| 00FDh | | | |
| 00FEh | | | |
| | | | |

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (5) (1) Table 4.5

| Address | Register | Symbol | After Reset |
|-----------------|---|---------|-------------|
| 0100h | Timer RA Control Register | TRACR | 00h |
| 0101h | Timer RA I/O Control Register | TRAIOC | 00h |
| 0102h | Timer RA Mode Register | TRAMR | 00h |
| 0103h | Timer RA Prescaler Register | TRAPRE | FFh |
| 0104h | Timer RA Register | TRA | FFh |
| 0105h | LIN Control Register 2 | LINCR2 | 00h |
| 0106h | LIN Control Register | LINCR | 00h |
| 0107h | LIN Status Register | LINST | 00h |
| 0108h | Timer RB Control Register | TRBCR | 00h |
| 0109h | Timer RB One-Shot Control Register | TRBOCR | 00h |
| 010Ah | Timer RB I/O Control Register | TRBIOC | 00h |
| 010Bh | Timer RB Mode Register | TRBMR | 00h |
| 010Ch | Timer RB Prescaler Register | TRBPRE | FFh |
| 010Dh | Timer RB Secondary Register | TRBSC | FFh |
| 010Eh | Timer RB Primary Register | TRBPR | FFh |
| 010Fh | , , | | |
| 0110h | | | |
| 0111h | | | |
| 0111h | | | |
| 011211 0113h | | | |
| 0113h | | | |
| 0114II 0115h | | | |
| 0116h | | | |
| 0116h | | | |
| 0117h 0118h | Timer DE Cooped Data Register / Counter Data Desister | TRESEC | 00h |
| | Timer RE Second Data Register / Counter Data Register | | |
| 0119h | Timer RE Minute Data Register / Compare Data Register | TREMIN | 00h |
| 011Ah | Timer RE Hour Data Register | TREHR | 00h |
| 011Bh | Timer RE Day of Week Data Register | TREWK | 00h |
| 011Ch | Timer RE Control Register 1 | TRECR1 | 00h |
| 011Dh | Timer RE Control Register 2 | TRECR2 | 00h |
| 011Eh | Timer RE Count Source Select Register | TRECSR | 00001000b |
| 011Fh | | | |
| 0120h | Timer RC Mode Register | TRCMR | 01001000b |
| 0121h | Timer RC Control Register 1 | TRCCR1 | 00h |
| 0122h | Timer RC Interrupt Enable Register | TRCIER | 01110000b |
| 0123h | Timer RC Status Register | TRCSR | 01110000b |
| 0124h | Timer RC I/O Control Register 0 | TRCIOR0 | 10001000b |
| 0125h | Timer RC I/O Control Register 1 | TRCIOR1 | 10001000b |
| 0126h | Timer RC Counter | TRC | 00h |
| 0127h | | | 00h |
| 0128h | Timer RC General Register A | TRCGRA | FFh |
| 0129h | | | FFh |
| 012Ah | Timer RC General Register B | TRCGRB | FFh |
| 012Bh | | | FFh |
| 012Ch | Timer RC General Register C | TRCGRC | FFh |
| 012Dh | j | | FFh |
| 012Eh | Timer RC General Register D | TRCGRD | FFh |
| 012Fh | | | FFh |
| 0130h | Timer RC Control Register 2 | TRCCR2 | 00011000b |
| 0130h | Timer RC Digital Filter Function Select Register | TRCDF | 00011000B |
| 013111 0132h | Timer RC Output Master Enable Register | TRCOER | 01111111b |
| 0132h | Timer RC Trigger Control Register | TRCOLK | 00h |
| 0133h | Timor ito myger control register | TROADOR | 0011 |
| 0134n | | | |
| 0135h | | | |
| 0136h | | | |
| | | | |
| 0138h | | | |
| 0139h | | | |
| 013Ah | | | |
| 013Bh | | | |
| 013Ch | | | |
| 013Dh | | | |
| 013Eh | | | |
| 013Fh | | | |
| | | | |

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (6) (1) Table 4.6

| Address | Register | Symbol | After Reset |
|---|---|--------------|--------------------------------------|
| 0140h | r og otte | Cy | 7.11.0. 11.0001 |
| 0141h | | | |
| 0142h | | | |
| 0143h | | | |
| 0144h | | | |
| 0145h | | | |
| 0146h | | | |
| 0147h | | | |
| 0147H | | | |
| 0149h | | | |
| 014Ah | | | |
| 014Bh | | | |
| 014Ch | | | |
| 014Dh | | | |
| 014Eh | | | |
| 014EII | | | |
| 014FI1 | | | |
| 0150h | | | |
| 0151h | | | |
| 0152h | | | |
| 0153h | | | |
| 0154h | | | |
| 0155h | | | |
| 0156h | | | |
| 0157h | | | |
| 0158h | | | |
| 0159h | | | |
| 015Ah | | | |
| 015Bh | | | |
| 015Ch | | | |
| 015Dh | | | |
| 015Eh | | | |
| 015Fh | | | |
| 0160h | UART1 Transmit/Receive Mode Register | U1MR | 00h |
| 0161h | UART1 Bit Rate Register | U1BRG | XXh |
| 0162h | LIADTA Transmit Duffer Desister | חדאד | VVh |
| | UART1 Transmit Buffer Register | U1TB | XXh |
| 0163h | | | XXh |
| 0163h 0164h | UART1 Transmit/Receive Control Register 0 | U1C0 | XXh 00001000b |
| 0163h 0164h 0165h | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b |
| 0163h 0164h 0165h 0166h | UART1 Transmit/Receive Control Register 0 | U1C0 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b |
| 0163h 0164h 0165h 0166h 0167h 0168h | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Dh | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 0170h 0171h | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 016Fh 0170h 0171h 0172h 0173h | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Bh 0170h 0171h 0172h 0173h | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0176h 0177h | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Ch 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 01778h 01779h | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0178h | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0173h 0176h 0177h 0178h 0177h 0178h 0179h 0179h | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0179h 017Ah 017Bh 017Bh | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0172h 0173h 0174h 0175h 0176h 0179h 0178h 0179h 017Ah 0178h 017Ah | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |
| 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0179h 017Ah 017Bh 017Ah | UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1C0 U1C1 | XXh 00001000b 00000010b XXh |

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

| Address | A -1 -1 | Don't-t | Courab al | A4 D |
|--|---------|--|---------------|-----------------|
| Original Timer RB/RCP Impact Register TRBRCSR Oth Address | Register | Symbol | After Reset |
| 0182h | | | | |
| 0183h | | | | |
| 018th | | | | |
| 0185h 0187h 007h 0187h 018 | | Timer RC Pin Select Register 1 | TRCPSR1 | 00h |
| 0188h | 0184h | | | |
| 0188h | 0185h | | | |
| 0187h UARTO Pin Select Register UOSR 00h 0188h UARTO Pin Select Register UISR 00h 0188h UARTT Pin Select Register 0 USR0 00h 0188h UARTZ Pin Select Register 1 UZSR1 00h 0180h SUMTZ Pin Select Register 9 OD 0180h SUMTZ Pin Select Register 9 SSUIGSR 00h 0180h INT Interrupt Input Pin Select Register 9 SSUIGSR 00h 0180h INT Interrupt Input Pin Select Register 9 INT Interrupt Input Pin Select Register 9 0190h SS Transmit Data Register 1 SSER 0191h SS Transmit Data Register 1 SSER 0194h SS Transmit Data Register 1 SSTDR / ICDRT FFh 0194h SS Transmit Data Register 1 SSTDR / ICDRT FFh 0195h SS Receive Data Register 1 / IIC Dus Receive Data Register 1 SSRDR / ICDRT FFh 0197h SS Receive Data Register 1 / IIC Dus Control Register 1 SSRDR / ICDRT FFh 0197h SS Control Register 1 / IIC Dus Control Register 2 / ICDRT SSCRI / ICCRT SSRDR / ICDRT | | | | |
| O188h | | | | |
| Other USR | | LIAPTO Din Soloct Pagistor | LINSB | 00h |
| O18Ah | | | | |
| O18Eh UARTZ Pin Select Register U28T1 00h | | | | |
| 018Ch SSU/IIC Pin Select Register SSU/IIC SR 00h 018Eh INT Interrupt Input Pin Select Register INTSR 00h 018Fh 10190h 0199h 0193h SS Bit Counter Register 0194h SS Transmit Data Register I / IIC bus Transmit Data Register I / 0195h SS Transmit Data Register I / IIC bus Receive Data Register I / 0196h SS Roceive Data Register I / IIC bus Control Register I / <td< td=""><td></td><td></td><td></td><td></td></td<> | | | | |
| 018Ch 018Fh 018Ph 019Ph 0199h INT Interrupt Input Pin Select Register INTSR 00h 018Ph 0199h INT Interrupt Input Pin Select Register INTSR 00h 0199h 0193h SS Bit Counter Register SSBR 111111000b 0193h SS Transmit Data Register L / IIC bus Transmit Data Register S SSTDR / ITEM FFh 0195h SS Transmit Data Register L / IIC bus Caceive Data Register (2) SSRDR / ICDRR FFh 0195h SS Receive Data Register L / IIC bus Control Register (2) SSRDR / ICDRR FFh 0197h SS Receive Data Register L / IIC bus Control Register (2) SSRDR / ICDRR FFh 0198h SS Control Register L / IIC bus Control Register (2) SSCRL / ICCR2 0111101b 0198h SS Control Register / IIC bus Mode Register (2) SSRM / ICMR 0011000b 0198h SS Satus Register / IIC bus Intelle Register (2) SSRR / ICCR2 00h 0198h SS Satus Register / IIC bus Intelle Register (2) SSRR / ICCR2 00h 0199h SS Satus Register / IIC bus Intelle Register (2) SSRR / ICCR2 00h 0190h SS Mode Register / IIC bus Intelle Register (2) <td></td> <td></td> <td></td> <td></td> | | | | |
| OHEPH NT Interrupt Input Pin Select Register NTSR O0h | | SSU/IIC Pin Select Register | SSUIICSR | 00h |
| 0.190 | 018Dh | | | |
| 0190h 0192h 0192h 0192h 0192h 0192h 0192h 0192h 0192h 0193h SS Bit Counter Register 0193h SS Transmit Data Register L/ IIC bus Transmit Data Register (2) SSTD/ I/CDRT FFh 0195h SS Transmit Data Register H IIC bus Receive Data Register (3) SSRD/ I/CDRR FFh 0197h SS Receive Data Register H IIC bus Receive Data Register (3) SSRD/ I/CDRR FFh 0197h SS Receive Data Register H IIC bus Centrol Register (3) SSRD/ I/CDRR FFh 0197h SS Receive Data Register H IIC bus Centrol Register (4) SSRD/ I/CDR FFh 0197h SS Centrol Register H IIC bus Centrol Register (2) SSCRL / ICCR 00h 0199h SS Centrol Register I / IIC bus Centrol Register (2) SSCRL / ICCR 01111101b 0199h SS Mode Register I / IIC bus Centrol Register (2) SSRD/ ICCR 00h 0199h SS Status Register / IIC bus Interrupt Enable Register (2) SSRP / ICCR 00h 0190h SS Status Register / IIC bus Interrupt Enable Register (2) SSSR / ICCR 00h 0190h SS Mode Register (2) SSSR / ICCR 00h 000h 0190h SS Mode Register (2) SSR / ICCR 00h 000h 0190h 019 | 018Eh | INT Interrupt Input Pin Select Register | INTSR | 00h |
| 0190h 0192h 0192h 0192h 0192h 0192h 0192h 0192h 0192h 0193h SS Bit Counter Register 0193h SS Transmit Data Register L/ IIC bus Transmit Data Register (2) SSTD/ I/CDRT FFh 0195h SS Transmit Data Register H IIC bus Receive Data Register (3) SSRD/ I/CDRR FFh 0197h SS Receive Data Register H IIC bus Receive Data Register (3) SSRD/ I/CDRR FFh 0197h SS Receive Data Register H IIC bus Centrol Register (3) SSRD/ I/CDRR FFh 0197h SS Receive Data Register H IIC bus Centrol Register (4) SSRD/ I/CDR FFh 0197h SS Centrol Register H IIC bus Centrol Register (2) SSCRL / ICCR 00h 0199h SS Centrol Register I / IIC bus Centrol Register (2) SSCRL / ICCR 01111101b 0199h SS Mode Register I / IIC bus Centrol Register (2) SSRD/ ICCR 00h 0199h SS Status Register / IIC bus Interrupt Enable Register (2) SSRP / ICCR 00h 0190h SS Status Register / IIC bus Interrupt Enable Register (2) SSSR / ICCR 00h 0190h SS Mode Register (2) SSSR / ICCR 00h 000h 0190h SS Mode Register (2) SSR / ICCR 00h 000h 0190h 019 | 018Fh | | | |
| 0191h | | | | |
| 0192h SS Bit Counter Register SSBR 11111000b 0194h SS Transmit Data Register I / IIC bus Transmit Data Register (2) SSTDR / ICDRT FFh 0195h SS Transmit Data Register I / IIC bus Receive Data Register (2) SSTDRH FFh 0196h SS Receive Data Register I / IIC bus Receive Data Register (2) SSRDR / ICDRR FFh 0197h SS Receive Data Register I / IIC bus Control Register (2) SSCRH / ICCR1 00h 0198h SS Control Register I / IIC bus Control Register (2) SSCRL / ICCR2 01111101b 0199h SS Mode Register / IIC bus Control Register (2) SSRM / ICMR 0011000b 0199h SS Enable Register / IIC bus Interrupt Enable Register (2) SSR / ICIER 00h 0199h SS Satus Register / IIC bus Interrupt Enable Register (2) SSR / ICIER 00h 0190h SS Mode Register / IIC bus Status Register (2) SSR / ICIER 00h 0190h SS Mode Register / IIC bus Status Register (2) SSR / ICIER 00h 0192h SS Mode Register / IIC bus Status Register (2) SSR / ICIER 00h 0192h SS Mode Register (2) SSR / IC | | | | |
| 0193h SS Bit Counter Register SSTR 11111000b 0194h SS Transmit Data Register I / IIC bus Transmit Data Register (2) SSTDR / ICDRT FFh 0195h SS Receive Data Register I / IIC bus Receive Data Register (2) SSTDR / ICDRR FFh 0196h SS Receive Data Register I / IIC bus Control Register (2) SSRDR / ICDR FFh 0197h SS Centrol Register I / IIC bus Control Register (2) SSCR/ ICCR2 0111101b 0198h SS Control Register I / IIC bus Control Register (2) SSCR/ ICCR2 01111101b 0199h SS Control Register I / IIC bus Control Register (2) SSMR / ICMR 000h 0199h SS Control Register I / IIC bus Setatus Register (2) SSR / ICCR2 01111101b 0198h SS Enable Register / IIC bus Interrupt Enable Register (2) SSR / ICGR 00h / 0000000b 0190h SS Mode Register / IIC bus Status Register (2) SSR / ICSR 00h / 0000000b 0190h SS Mode Register / IIC bus Register (2) SSR / ICSR 00h / 0000000b 0192h SS Mary / ICAR ICAR ICAR ICAR ICAR ICAR ICAR ICAR | | | | |
| 0194h SS Transmit Data Register I / IIC bus Transmit Data Register (2) SSTDR I / ICDRT FFh O195h SS Transmit Data Register H SS Receive Data Register I / IIC bus Receive Data Register I / SSRDR I / ICDRR FFh O197h SS Receive Data Register I / IIC bus Receive Data Register I / IIC bus Control Register I / IIC bus Control Register I / IIC bus Control Register I / IIC bus Control Register I / IIC bus Control Register I / IIC bus Control Register I / IIC bus Control Register I / IIC bus Control Register I / IIC bus Control Register I / IIC bus Control Register I / IIC bus Control Register I / IIC bus SSRD I / IICCR2 O11111101b O199h SS Enable Register I / IIC bus Interrupt Enable Register (2) SSRD I / ICCR2 O11111101b O199h SS Enable Register I / IIC bus Interrupt Enable Register (2) SSRB I / ICCR2 O00h O190h SS Status Register I / IIC bus Interrupt Enable Register (2) SSRB I / ICCR2 O00h O00000000b O199h SS Mode Register I / IIC bus Status Register (2) SSRB I / ICCR2 O00h O0000000b O199h | | CC Dit Counter Degister | CCDC | 44444000b |
| O195h SS Transmit Data Register L / IIC bus Receive Data Register (2) SSRD / ICDRR FFh | | | | |
| O196h SS Receive Data Register L / IIC bus Receive Data Register (2) SSRDR / ICDRR FFh | | | | |
| 0196h SS Receive Data Register L / IIC bus Receive Data Register (2) SSRDR / ICDRR FFh | 0195h | SS Transmit Data Register H | SSTDRH | FFh |
| O197h SS Receive Data Register H (2) | | | SSRDR / ICDRR | FFh |
| 0198h SS Control Register H / IIC bus Control Register 1 (2) SSCRH / ICCR1 00h 0199h SS Control Register L / IIC bus Control Register 2 (2) SSCR / ICCR2 01111101b 0194h SS Mode Register / IIC bus Mode Register (2) SSMR / ICMR 00011000b 0198h SS Enable Register / IIC bus Interrupt Enable Register (2) SSER / ICIER 00h 000 0190h SS Status Register / IIC bus Status Register (2) SSSR / ICSR 00h / 0000000b 0199h SS Mode Register 2 / Slave Address Register (2) SSMR2 / SAR 00h / 0000000b 0199h 0199h 0140h 0140h 0141h 0143h 0144h 0145h 0144h 0145h 0146h | | | |
| O199h SS Control Register L / IIC bus Control Register (2) SSCR L / ICCR2 01111101b | | OO O C LED C LEVELO C LED C LED C LEVELO CONTROL CONTR | | |
| O19Ah | | | | |
| O19Bh | | | | |
| O19Bh | 019Ah | SS Mode Register / IIC bus Mode Register (2) | | 00011000b |
| 019Ch SS Status Register / IIC bus Status Register (2) SSSR / ICSR 00h / 0000X000b 019Dh SS Mode Register 2 / Slave Address Register (2) SSMR2 / SAR 00h 019Fh 0140h 0140h 0140h 01A1h 0140h 0140h 0140h 01A2h 0143h 0144h 0145h 01A8h 0148h 0148h 0148h 01A8h 0148h 0148h 0148h 01A2h 0148h 0148h 0148h 0184h 0148h 0148h 0148h 0185h Flash Memory Status Register FST 10000X00b 0185h Flash Memory Control Register 0 FMR0 00h 0185h Flash Memory Control Register 1 FMR2 00h 0186h 0186h 0186h 01 | 019Bh | SS Enable Register / IIC bus Interrupt Enable Register (2) | SSER / ICIER | 00h |
| O190h SS Mode Register 2 / Slave Address Register (2) SSMR2 / SAR O0h | | | SSSR / ICSR | 00h / 0000X000h |
| 019Eh 019Fh 01A0h 0 01A1h 0 01A2h 0 01A3h 0 01A8h 0 01A6h 0 01A7h 0 01A8h 0 01A8h 0 01AAh 0 01AAh 0 01ACh 0 01ACh 0 01AFh 0 01B0h 0 01B1h Flash Memory Status Register FST 10000X00b 01B3h Flash Memory Control Register 1 FMR0 00h 01B5h Flash Memory Control Register 2 FMR2 00h 01B7h 01B8h 0 0 01B9h 01B9h 0 0 01B0h 0 0 0 01B0h 0 0 0 01B6h Flash Memory Control Register 2 FMR2 0 01B9h 0 0 0 01B6 | | | | |
| 019Fh 01A0h 01A1h 01A1h 01A2h 01A3h 01A3h 01A4h 01A6h 01A6h 01A6h 01A7h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01AAh 01ABh 01ABh 01ACh 01ACh 01AFh 01AFh 01B1h 01B1h 01B3h Flash Memory Status Register FST 10000X00b 01B3h Flash Memory Control Register 0 FMR0 00h 01B5h Flash Memory Control Register 2 FMR2 00h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01BCh 01BCh 01BCh 01BCh 01BCh | | SS Mode Register 2 / Slave Address Register (2) | SSIVIKZ / SAK | 0011 |
| 01A0h 01A1h 01A2h 01A3h 01A3h 01A4h 01A6h 01A6h 01A6h 01A8h 01A8h 01A8h 01A8h 01A8h 01ABh 01ABh 01ACh 01ACh 01ACh 01AEh 01AEh 01B6h 01B6h 10B6h 10B6h Flash Memory Control Register 0 01B6h 01B6h Flash Memory Control Register 1 FMR1 01B6h 01B7h 01B8h | | | | |
| 01A1h 01A2h 01A3h 01A3h 01A4h 01A6h 01A6h 01A7h 01A8h 01A8h 01A8h 01A8h 01AAh 01ABh 01ACh 01ADh 01AEh 01AFh 01B0h 01B0h 01B3h Flash Memory Status Register 01B3h Flash Memory Control Register 0 01B8h Flash Memory Control Register 1 01B8h Flash Memory Control Register 2 01B9h 00h 01B8h 00h 01B8h 00h 01B0h 00h 01B0h 00h | | | | |
| 01A2h 01A3h 01A4h 01A4h 01A5h 01A6h 01A6h 01A7h 01A8h 01A8h 01A9h 01A9h 01AAh 01ABh 01ABh 01ACh 01ACh 01ACh 01AFh 01Bh 01ACh 01AFh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh Flash Memory Status Register FST 10000X00b 01Bh Flash Memory Control Register 0 FMR0 00h 01Bh Flash Memory Control Register 1 FMR1 00h 01Bh 01Bh 00h 01Bh 01Bh 01Bh 01Bh 00h 01Bh 01Bh 01Bh 01Bh | 01A0h | | | |
| 01A2h 01A3h 01A4h 01A4h 01A5h 01A6h 01A6h 01A7h 01A8h 01A8h 01A9h 01A9h 01AAh 01ABh 01ABh 01ACh 01ACh 01ACh 01AFh 01Bh 01ACh 01AFh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh Flash Memory Status Register FST 10000X00b 01Bh Flash Memory Control Register 0 FMR0 00h 01Bh Flash Memory Control Register 1 FMR1 00h 01Bh 01Bh 00h 01Bh 01Bh 01Bh 01Bh 00h 01Bh 01Bh 01Bh 01Bh | 01A1h | | | |
| 01A3h 01A4h 01A5h 01A6h 01A7h 01A8h 01A9h 01AAh 01AAh 01ACh 01ACh 01ACh 01AFh 01B0h 01B1B1 01B3h 01B3h 01B3h 01B3h 01B3h 01B3h 01B3h 01B3h 01B3h 01B6h Flash Memory Control Register 0 01B7h 01B8h 01B8h 01B8h 01B8h 01B8h 01BBh 01BBh <td>01A2h</td> <td></td> <td></td> <td></td> | 01A2h | | | |
| 01A4h 01A5h 01A6h 01A7h 01A8h 01A9h 01AAh 01ABh 01ACh 01ACh 01AFh 01Bh 01Bh </td <td></td> <td></td> <td></td> <td></td> | | | | |
| 01A5h 01A6h 01A7h 01A8h 01A9h 01AAh 01ABh 01ACh 01ACh 01AEh 01AFh 01B0h 01B1h 01B2h Flash Memory Status Register 01B3h 01B4h Flash Memory Control Register 0 01B5h Flash Memory Control Register 1 FMR0 01B7h 01B8h 01B8h 01BBh 01BCh 01BDh 01BBh 01BDh | | | | |
| 01A6h 01A7h 01A8h 01A9h 01AAh 01ABh 01ACh 01ADh 01AFh 01B0h 01B1h 01B2h Flash Memory Status Register 01B3h Flash Memory Control Register 0 01B4h Flash Memory Control Register 1 FMR0 01B6h Flash Memory Control Register 2 FMR2 00h 01B8h 01B9h 01BAh 01BCh 01BDh 01BDh | | | | |
| 01A7h 01A8h 01A9h 01AAh 01AAh 01ABh 01ACh 01ACh 01ADh 01AEh 01AFh 01BCh 01B1h 01B1h 01B2h Flash Memory Status Register FST 10000X00b 01B3h Flash Memory Control Register 0 FMR0 00h 01B5h Flash Memory Control Register 1 FMR1 00h 01B7h 01B8h 01B9h 01B9h 01BBh 01BBh 01BBh 01BCh 01BDh 01BDh 01BBh 01BBh 01BBh | | | | |
| 01A8h 01A9h 01AAh 01AAh 01ABh 01ACh 01ACh 01ADh 01AEh 01AEh 01AFh 01BDh 01B1h 01B1h 01B2h Flash Memory Status Register 01B3h Flash Memory Control Register 0 01B5h Flash Memory Control Register 1 01B6h Flash Memory Control Register 2 01B7h 00h 01B8h 01B9h 01BBh 01BBh 01BDh 01BDh 01BDh 01BBh 01BBh 01BDh 01BBh 01BBh | | | | |
| 01A9h 01AAh 01ABh | | | | |
| 01AAh 01ABh 01ACh | 01A8h | | | |
| 01ABh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h Flash Memory Status Register 01B3h 01B4h Flash Memory Control Register 0 FMR0 01B5h Flash Memory Control Register 1 FMR1 01B6h Flash Memory Control Register 2 FMR2 01B7h 01B8h 01B8h 01BBh 01BDh 01BEh | 01A9h | | | |
| 01ABh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h Flash Memory Status Register 01B3h 01B4h Flash Memory Control Register 0 FMR0 01B5h Flash Memory Control Register 1 FMR1 01B6h Flash Memory Control Register 2 FMR2 01B7h 01B8h 01B8h 01BBh 01BDh 01BEh | 01AAh | | | |
| 01ACh 01ADh 01AEh | | | | |
| 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h Flash Memory Status Register FST 10000X00b 01B3h 01B4h Flash Memory Control Register 0 FMR0 01B5h Flash Memory Control Register 1 FMR1 01B7h 01B8h 01BAh 01BCh 01BDh 01BEh | | | | |
| 01AEh 01AFh 01B0h 01B1h 01B2h Flash Memory Status Register FST 10000X00b 01B3h 01B4h Flash Memory Control Register 0 FMR0 00h 01B5h Flash Memory Control Register 1 FMR1 00h 01B6h Flash Memory Control Register 2 FMR2 00h 01B7h 01B8h 01B9h 01BAh 01BAh 01BBh 01BCh 01BDh 01BCh 01BDh 01BBh 01BBh 01BEh 01BEh 01BCh 01BCh | | | | |
| 01AFh 01B0h 01B1h 01B1h 01B2h Flash Memory Status Register FST 10000X00b 01B3h 01B4h Flash Memory Control Register 0 FMR0 00h 01B5h Flash Memory Control Register 1 FMR1 00h 01B6h Flash Memory Control Register 2 FMR2 00h 01B7h 01B8h 01B8h 01B8h 01B8h 01BCh 01BCh 01BDh 01BCh 01BCh 01BCh 01BCh 01BEh 01BEh 01BCh 01BCh | | | | |
| 0180h 01B1h 01B2h Flash Memory Status Register FST 10000X00b 01B3h 01B4h Flash Memory Control Register 0 FMR0 00h 01B5h Flash Memory Control Register 1 FMR1 00h 01B6h Flash Memory Control Register 2 FMR2 00h 01B7h 01B8h 01B9h 01B9h 01BAh 01BBh 01BCh 01BCh 01BDh 01BBh 01BCh 01BBh 01BEh 01BBh 01BCh 01BBh 01BEh 01BCh 01BCh 01BCh | | | | |
| 01B1h 01B2h Flash Memory Status Register FST 10000X00b 01B3h | | | | |
| 01B2h Flash Memory Status Register FST 10000X00b 01B3h 01B4h Flash Memory Control Register 0 FMR0 00h 01B5h Flash Memory Control Register 1 FMR1 00h 01B6h Flash Memory Control Register 2 FMR2 00h 01B7h 01B8h 01B9h 01BAh 01B8h 01BBh 01BCh 01BCh 01BDh 01BCh 01BEh 01BEh 01BCh | | | | |
| 01B3h 01B4h Flash Memory Control Register 0 FMR0 00h 01B5h Flash Memory Control Register 1 FMR1 00h 01B6h Flash Memory Control Register 2 FMR2 00h 01B7h 01B8h 01B9h 01B9h 01BAh 01BBh 01BBh 01BCh 01BCh 01BDh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh | 01B1h | | | |
| 01B3h 01B4h Flash Memory Control Register 0 FMR0 00h 01B5h Flash Memory Control Register 1 FMR1 00h 01B6h Flash Memory Control Register 2 FMR2 00h 01B7h 01B8h 01B9h 01B9h 01BAh 01BBh 01BBh 01BCh 01BCh 01BDh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh | 01B2h | Flash Memory Status Register | FST | 10000X00b |
| 01B4h Flash Memory Control Register 0 FMR0 00h 01B5h Flash Memory Control Register 1 FMR1 00h 01B6h Flash Memory Control Register 2 FMR2 00h 01B7h 01B8h 01B9h 01B9h 01BAh 01B8h 01BBh 01BCh 01BCh 01BDh 01BBh 01BBh 01BCh 01BCh 01BCh 01BEh 01BEh 01BCh 01BCh 01BCh | | | | |
| 01B5h Flash Memory Control Register 1 FMR1 00h 01B6h Flash Memory Control Register 2 FMR2 00h 01B7h 01B8h 01B9h 01BAh 01BAh 01BBh 01BCh 01BCh 01BDh 01BDh 01BCh 01BBh 01BCh | | Flash Memory Control Register 0 | FMR0 | 00h |
| 01B6h Flash Memory Control Register 2 FMR2 00h 01B7h 01B8h 01B9h 01B | | | | L. |
| 01B7h 01B8h 01B9h 01BAh 01BAh 01BCh 01BDh 01BEh | | | | |
| 01B8h 01B9h 01BAh 01BAh 01BCh 01BDh 01BEh | | Tradit Monory Control Neglater 2 | I WILL | 0011 |
| 01B9h 01BAh 01BBh 01BCh 01BDh 01BEh | | | | |
| 01BAh 01BBh 01BCh 01BDh 01BDh | | | | |
| 01BBh 01BCh 01BDh 01BEh | | | | |
| 01BCh | | | | |
| 01BCh | 01BBh | | | |
| 01BDh 01BEh | | | | |
| 01BEh | | | | |
| | | | | |
| VIDITI | | | | |
| | VIDEII | | | <u> </u> |

Notes: 1. 2.

The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (8) (1) Table 4.8

| Addross | Pagistor | Symbol | After Reset |
|---|--|-----------------|-----------------|
| Address 01C0h | Register Address Match Interrupt Register 0 | Symbol RMAD0 | After Reset XXh |
| 01C0h | Address Match Interrupt Register 0 | RIVIADO | XXh |
| 01C1h | | | |
| | Address Mattel luterment Frankla Danietes O | AIFDO | 0000XXXXb |
| 01C3h | Address Match Interrupt Enable Register 0 Address Match Interrupt Register 1 | AIER0 | 00h |
| 01C4h | Address Match Interrupt Register 1 | RMAD1 | XXh |
| 01C5h | | | XXh |
| 01C6h | | AUED. | 0000XXXXb |
| 01C7h | Address Match Interrupt Enable Register 1 | AIER1 | 00h |
| 01C8h | | | |
| 01C9h | | | |
| 01CAh | | | |
| 01CBh | | | |
| 01CCh | | | |
| 01CDh | | | |
| 01CEh | | | |
| 01CFh | | | |
| 01D0h | | | |
| 01D1h | | | |
| 01D2h | | | |
| 01D3h | | | |
| 01D4h | | | |
| 01D5h | | | |
| 01D6h | | | |
| 01D7h | | | |
| 01D8h | | | |
| 01D9h | | | |
| 01DAh | | | |
| 01DBh | | | |
| 01DCh | | | |
| 01DDh | | | |
| 01DEh | | | |
| 01DFh | | | |
| 01E0h | Pull-Up Control Register 0 | PUR0 | 00h |
| 01E1h | Pull-Up Control Register 1 | PUR1 | 00h |
| 01E2h | | | |
| 01E3h | | | |
| 01E4h | | | |
| 01E5h | | | |
| 01E6h | | | |
| 01E7h | | | |
| 01E8h | | | |
| 01E9h | | | |
| 01EAh | | | |
| 01EBh | | | |
| 01ECh | | | |
| 01EDh | | | |
| 01EEh | | | |
| 01EFh | | | |
| 01F0h | Port P1 Drive Capacity Control Register | P1DRR | 00h |
| 01F1h | Port P2 Drive Capacity Control Register | P2DRR | 00h |
| 01F2h | Drive Capacity Control Register 0 | DRR0 | 00h |
| 01F3h | Drive Capacity Control Register 1 | DRR1 | 00h |
| 01F4h | | | |
| 01F5h | Input Threshold Control Register 0 | VLT0 | 00h |
| 01F6h | Input Threshold Control Register 1 | VLT1 | 00h |
| | | | |
| 01F7h | | INTCMP | 00h |
| 01F7h 01F8h | Comparator B Control Register 0 | | |
| 01F7h 01F8h 01F9h | | | |
| 01F7h 01F8h 01F9h 01FAh | Comparator B Control Register 0 External Input Enable Register 0 | INTEN | 00h |
| 01F7h 01F8h 01F9h 01FAh 01FBh | External Input Enable Register 0 | INTEN | 00h |
| 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh | | INTEN | 00h 00h |
| 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh 01FDh | External Input Enable Register 0 | | |
| 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh | External Input Enable Register 0 | | |

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (9) (1) Table 4.9

| Address | Register | Symbol | After Reset |
|-----------------|--------------------------|--------|-------------|
| 2C00h | DTC Transfer Vector Area | Symbol | XXh |
| 2C00h | DTC Transfer Vector Area | | XXh |
| 2C0111 | DTC Transfer Vector Area | | XXh |
| 2C03h | DTC Transfer Vector Area | | XXh |
| 2C04h | DTC Transfer Vector Area | | XXh |
| 2C0411 2C05h | DTC Transfer Vector Area | | XXh |
| 2C06h | DTC Transfer Vector Area | | XXh |
| 2C06h | DTC Transfer Vector Area | | XXh |
| 2C0711 | DTC Transfer Vector Area | | XXh |
| 2C09h | DTC Transfer Vector Area | | XXh |
| 2C09H | DTC Transfer Vector Area | | XXh |
| 2CUAII | DTC Transfer Vector Area | | XXh |
| : | DTC Transfer Vector Area | | XXh |
| 2C3Ah | DTC Transfer Vector Area | | XXh |
| 2C3Bh | DTC Transfer Vector Area | | XXh |
| 2C3Ch | DTC Transfer Vector Area | | XXh |
| 2C3Dh | DTC Transfer Vector Area | | XXh |
| 2C3Eh | DTC Transfer Vector Area | | XXh |
| 2C3Fh | DTC Transfer Vector Area | | XXh |
| 2C40h | DTC Control Data 0 | DTCD0 | XXh |
| 2C40H | | БТСБО | XXh |
| 2C4111 | | | XXh |
| 2C42fi 2C43h | | | XXh |
| 2C44h | | | XXh |
| 2C44fi 2C45h | | | XXh |
| 2C46h | | | XXh |
| 2C47h | | | XXh |
| 2C48h | DTC Control Data 1 | DTCD1 | XXh |
| 2C49h | DTC Control Data 1 | ысы | XXh |
| 2C49H | | | XXh |
| 2C4Bh | | | XXh |
| 2C4Ch | | | XXh |
| 2C4Dh | | | XXh |
| 2C4Eh | | | XXh |
| 2C4Fh | | | XXh |
| 2C50h | DTC Control Data 2 | DTCD2 | XXh |
| 2C51h | D TO COMMON DATA E | 51052 | XXh |
| 2C52h | | | XXh |
| 2C53h | | | XXh |
| 2C54h | | | XXh |
| 2C55h | | | XXh |
| 2C56h | | | XXh |
| 2C57h | | | XXh |
| 2C58h | DTC Control Data 3 | DTCD3 | XXh |
| 2C59h | J TO COMMON DAMA C | 2.020 | XXh |
| 2C5Ah | | | XXh |
| 2C5Bh | | | XXh |
| 2C5Ch | | | XXh |
| 2C5Dh | | | XXh |
| 2C5Eh | | | XXh |
| 2C5Fh | | | XXh |
| 2C60h | DTC Control Data 4 | DTCD4 | XXh |
| 2C61h | | | XXh |
| 2C62h | | | XXh |
| 2C63h | | | XXh |
| 2C64h | | | XXh |
| 2C65h | | | XXh |
| 2C66h | | | XXh |
| 2C67h | | | XXh |
| 2C68h | DTC Control Data 5 | DTCD5 | XXh |
| 2C69h | | | XXh |
| 2C6Ah | | | XXh |
| 2C6Bh | | | XXh |
| 2C6Ch | | | XXh |
| 2C6Dh | | | XXh |
| 2C6Eh | | | XXh |
| 2C6Fh | | | XXh |
| X: Undefined | | • | |

X: Undefined Note:

^{1.} The blank areas are reserved and cannot be accessed by users.

SFR Information (10) (1) **Table 4.10**

| | , , , , , , , , , , , , , , , , , , , | | A6: D : |
|-----------------|---------------------------------------|--------|-------------|
| Address | Register | Symbol | After Reset |
| 2C70h | DTC Control Data 6 | DTCD6 | XXh |
| 2C71h | | | XXh |
| 2C72h | | | XXh |
| 2C73h | | | XXh |
| 2C74h | | | XXh |
| 2C75h | | | XXh |
| 2C76h | | | XXh |
| 2C77h | | | XXh |
| 2C78h | DTC Control Data 7 | DTCD7 | XXh |
| 2C79h | | | XXh |
| 2C7Ah | | | XXh |
| 2C7Bh | | | XXh |
| 2C7Ch | | | XXh |
| 2C7Dh | | | XXh |
| 2C7Eh | | | XXh |
| 2C7Fh | | | XXh |
| 2C80h | DTC Control Data 8 | DTCD8 | XXh |
| 2C81h | 2 10 como para c | 2.020 | XXh |
| 2C82h | | | XXh |
| 2C83h | | | XXh |
| 2C84h | 1 | | XXh |
| 2C85h | 1 | | XXh |
| 2C86h | | | XXh |
| 2C86h | 1 | | XXh |
| | DTO Control Data 0 | DTODO | |
| 2C88h | DTC Control Data 9 | DTCD9 | XXh |
| 2C89h | | | XXh |
| 2C8Ah | | | XXh |
| 2C8Bh | | | XXh |
| 2C8Ch | | | XXh |
| 2C8Dh | | | XXh |
| 2C8Eh | | | XXh |
| 2C8Fh | | | XXh |
| 2C90h | DTC Control Data 10 | DTCD10 | XXh |
| 2C91h | | | XXh |
| 2C92h | | | XXh |
| 2C93h | | | XXh |
| 2C94h | | | XXh |
| 2C95h | | | XXh |
| 2C96h | | | XXh |
| 2C97h | | | XXh |
| 2C98h | DTC Control Data 11 | DTCD11 | XXh |
| 2C99h | | | XXh |
| 2C9Ah | | | XXh |
| 2C9Bh | | | XXh |
| 2C9Ch | | | XXh |
| 2C9Dh | | | XXh |
| 2C9Eh | | | XXh |
| 2C9Fh | | | XXh |
| 2CA0h | DTC Control Data 12 | DTCD12 | XXh |
| 2CA1h | 1 | | XXh |
| 2CA2h | 1 | | XXh |
| 2CA3h | 1 | | XXh |
| 2CA4h | | | XXh |
| 2CA5h | | | XXh |
| 2CASH 2CA6h | 1 | | XXh |
| 2CA7h | 1 | | XXh |
| 2CA711 | DTC Control Data 13 | DTCD13 | XXh |
| 2CA9h | DIO CONTO Data 13 | 010013 | XXh |
| 2CA9fi 2CAAh | | | XXh |
| | | | |
| 2CABh | | | XXh |
| 2CACh | | | XXh |
| 2CADh | | | XXh |
| 2CAEh | - | | XXh |
| 2CAFh | | | XXh |

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (11) (1) **Table 4.11**

| 14510 4.1 | . , | | |
|--------------|-----------------------|--------|-------------|
| Address | Register | Symbol | After Reset |
| 2CB0h | DTC Control Data 14 | DTCD14 | XXh |
| 2CB1h | | | XXh |
| 2CB2h | | | XXh |
| 2CB3h |] | | XXh |
| 2CB4h | | | XXh |
| 2CB5h | 1 | | XXh |
| 2CB6h | | | XXh |
| 2CB7h | † | | XXh |
| 2CB8h | DTC Control Data 15 | DTCD15 | XXh |
| 2CB9h | B TO CONTION BUILD 10 | B10B10 | XXh |
| 2CBAh | - | | XXh |
| 2CBBh | - | | XXh |
| | | | |
| 2CBCh | | | XXh |
| 2CBDh | | | XXh |
| 2CBEh | | | XXh |
| 2CBFh | | | XXh |
| 2CC0h | DTC Control Data 16 | DTCD16 | XXh |
| 2CC1h | | | XXh |
| 2CC2h |] | | XXh |
| 2CC3h | | | XXh |
| 2CC4h | 1 | | XXh |
| 2CC5h | 1 | | XXh |
| 2CC6h | † | | XXh |
| 2CC7h | - | | XXh |
| 2CC8h | DTC Control Data 17 | DTCD17 | XXh |
| 2CC9h | Die Control Data 17 | БТОВТ | XXh |
| 2CCAh | - | | XXh |
| | | | |
| 2CCBh | | | XXh |
| 2CCCh | | | XXh |
| 2CCDh | | | XXh |
| 2CCEh | | | XXh |
| 2CCFh | | | XXh |
| 2CD0h | DTC Control Data 18 | DTCD18 | XXh |
| 2CD1h |] | | XXh |
| 2CD2h |] | | XXh |
| 2CD3h | | | XXh |
| 2CD4h | 1 | | XXh |
| 2CD5h | 1 | | XXh |
| 2CD6h | † | | XXh |
| 2CD7h | - | | XXh |
| 2CD8h | DTC Control Data 19 | DTCD19 | XXh |
| 2CD9h | Die Control Data 19 | БТОБТ9 | XXh |
| | - | | |
| 2CDAh | 4 | | XXh |
| 2CDBh | - | | XXh |
| 2CDCh | - | | XXh |
| 2CDDh | | | XXh |
| 2CDEh | | | XXh |
| 2CDFh | | | XXh |
| 2CE0h | DTC Control Data 20 | DTCD20 | XXh |
| 2CE1h | | | XXh |
| 2CE2h | | | XXh |
| 2CE3h | | | XXh |
| 2CE4h | 1 | | XXh |
| 2CE5h | 1 | | XXh |
| 2CE6h | 1 | | XXh |
| 2CE7h | 1 | | XXh |
| 2CE8h | DTC Control Data 21 | DTCD21 | XXh |
| | DIO Contioi Data 21 | DICDZI | |
| 2CE9h | 4 | | XXh |
| 2CEAh | - | | XXh |
| 2CEBh | | | XXh |
| 2CECh | | | XXh |
| 2CEDh | | | XXh |
| 2CEEh | | | XXh |
| 2CEFh | | | XXh |
| Y: Undofined | | | |

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (12) (1) **Table 4.12**

| Address | Register | Symbol | After Reset |
|---------|-------------------------------------|--------|-------------|
| 2CF0h | DTC Control Data 22 | DTCD22 | XXh |
| 2CF1h | | | XXh |
| 2CF2h | | | XXh |
| 2CF3h | | | XXh |
| 2CF4h | | | XXh |
| 2CF5h | | | XXh |
| 2CF6h | | | XXh |
| 2CF7h | | | XXh |
| 2CF8h | DTC Control Data 23 | DTCD23 | XXh |
| 2CF9h | | | XXh |
| 2CFAh | | | XXh |
| 2CFBh | 7 | | XXh |
| 2CFCh | 7 | | XXh |
| 2CFDh | | | XXh |
| 2CFEh | 7 | | XXh |
| 2CFFh | 7 | | XXh |
| 2D00h | | | |
| 2D01h | | | |
| FFDBh | Option Function Select Register 2 | l OFS2 | (Note 2) |
| | Option 1 director coloct register 2 | 01.02 | (11010 2) |
| FFFFh | Option Function Select Register | OFS | (Note 2) |

X: Undefined

- The blank areas are reserved and cannot be accessed by users.

 This register cannot be changed by a program. Use a flash programmer to write to it.

5. Resets

The following resets are implemented: hardware reset, power-on reset, voltage monitor 0 reset, watchdog timer reset, and software reset.

Table 5.1 lists the Reset Names and Sources and Figure 5.1 shows the Block Diagram of Reset Circuit.

Table 5.1 Reset Names and Sources

| Reset Name | Source |
|-------------------------|--|
| Hardware reset | Input voltage of RESET pin is held "L" |
| Power-on reset | VCC rises |
| Voltage monitor 0 reset | VCC falls (monitor voltage: Vdet0) |
| Watchdog timer reset | Underflow of watchdog timer |
| Software reset | Write 1 to PM03 bit in PM0 register |




Figure 5.1 Block Diagram of Reset Circuit

Table 5.2 shows the Pin Functions while RESET Pin Level is "L", Figure 5.2 shows the CPU Register Status after Reset, Figure 5.3 shows the Reset Sequence.

Table 5.2 Pin Functions while RESET Pin Level is "L"

| Pin Name | Pin Function | | |
|--------------|--------------|--|--|
| P0 to P3, P6 | Input port | | |
| P4_2 to P4_7 | Input port | | |
| P5_6 to P5_7 | Input port | | |




Figure 5.2 CPU Register Status after Reset




Figure 5.3 Reset Sequence

5.1 Registers

5.1.1 **Processor Mode Register 0 (PM0)**

Address 0004h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|------|----|----|----|
| Symbol | _ | _ | _ | _ | PM03 | _ | _ | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--|-----|
| b0 | _ | Reserved bits | Set to 0. | R/W |
| b1 | _ | | | |
| b2 | _ | | | |
| b3 | PM03 | Software reset bit | The MCU is reset when this bit is set to 1. When read, the content is 0. | R/W |
| b4 | _ | Nothing is assigned. If necessary, set t | to 0. When read, the content is 0. | _ |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting the PM0 register.

5.1.2 **Reset Source Determination Register (RSTFR)**

Address 000Bh


| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|-------------|----|----|----|----|-----|-----|-----|-----|----------|
| Symbol | _ | _ | _ | _ | WDR | SWR | HWR | CWR | |
| After Reset | 0 | Χ | Χ | Χ | 0 | 0 | Χ | Χ | (Note 1) |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|--------------------------------------|-----|
| b0 | CWR | Cold start-up/warm start-up determine flag (2, 3) | 0: Cold start-up 1: Warm start-up | R/W |
| b1 | HWR | Hardware reset detect flag | 0: Not detected 1: Detected | R |
| b2 | SWR | Software reset detect flag | 0: Not detected 1: Detected | R |
| b3 | WDR | Watchdog timer reset detect flag | 0: Not detected 1: Detected | R |
| b4 | _ | Reserved bits | When read, the content is undefined. | R |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | Reserved bit | Set to 0. | R/W |

Notes:

- 1. The CWR bit is set to 0 (cold start-up) after power-on or voltage monitor 0 reset. This bit remains unchanged at a software reset, or watchdog timer reset.
- 2. If 1 is written to the CWR bit by a program, it is set to 1. (Writing 0 does not affect this bit.)
- 3. When the VW0C0 bit in the VW0C register is set to 0 (voltage monitor 0 reset disabled), the CWR bit value is undefined.

5.1.3 **Option Function Select Register (OFS)**



| Bit | Symbol | Bit Name | Function | R/W |
|-----|----------|---|--|-----|
| b0 | WDTON | Watchdog timer start select bit | Watchdog timer automatically starts after reset. Watchdog timer is stopped after reset. | R/W |
| b1 | _ | Reserved bit | Set to 1. | R/W |
| b2 | ROMCR | ROM code protect disable bit | ROM code protect disabled ROMCP1 bit enabled | R/W |
| b3 | ROMCP1 | ROM code protect bit | ROM code protect enabled ROM code protect disabled | R/W |
| b4 | VDSEL0 | Voltage detection 0 level select bit (2) | b5 b4 | R/W |
| b5 | VDSEL1 | | 0 0: 3.80 V selected (Vdet0_3) 0 1: 2.85 V selected (Vdet0_2) 1 0: 2.35 V selected (Vdet0_1) 1 1: 1.90 V selected (Vdet0_0) | R/W |
| b6 | LVDAS | Voltage detection 0 circuit start bit (3) | Voltage monitor 0 reset enabled after reset Voltage monitor 0 reset disabled after reset | R/W |
| b7 | CSPROINI | Count source protection mode after reset select bit | Count source protect mode enabled after reset Count source protect mode disabled after reset | R/W |

Notes:

- 1. If the block including the OFS register is erased, the OFS register value is set to FFh.
- 2. The same level of the voltage detection 0 level selected by bits VDSEL0 and VDESL1 is set in both functions of voltage monitor 0 reset and power-on reset.
- 3. To use power-on reset, set the LVDAS bit to 0 (voltage monitor 0 reset enabled after reset).

The OFS register is allocated in the flash memory. Write to this register with a program. After writing, do not write additions to this register.

LVDAS Bit (Voltage Detection 0 Circuit Start Bit)

The Vdet0 voltage to be monitored by the voltage detection 0 circuit is selected by bits VDSEL0 and VDSEL1.

5.1.4 Option Function Select Register 2 (OFS2)

Address 0FFDBh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|---------------|----|----|----|----|---------|---------|---------|---------|----------|
| Symbol | _ | _ | _ | _ | WDTRCS1 | WDTRCS0 | WDTUFS1 | WDTUFS0 | 1 |
| When shipping | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | (Note 1) |

| Bit | Symbol | Bit Name | Function | R/W |
|----------|--------------------|---|--|------------|
| b0 b1 | WDTUFS0 WDTUFS1 | Watchdog timer underflow period set bit | 0 0: 03FFh 0 1: 0FFFh 1 0: 1FFFh 1 1: 3FFFh | R/W R/W |
| b2 b3 | WDTRCS0 WDTRCS1 | Watchdog timer refresh acknowledgement period set bit | b3 b2 0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100% | R/W R/W |
| b4 | _ | Reserved bits | Set to 1. | R/W |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Note

The OFS2 register is located on the flash memory. Write to this register with a program. After writing, do not write additions to this register.

Bits WDTRCS0 and WDTRCS1 (Watchdog Timer Refresh Acknowledgement Period Set Bit)

Assuming that the period from when the watchdog timer starts counting until it underflows is 100%, the refresh acknowledgement period for the watchdog timer can be selected.

For details, refer to 14.3.1.1 Refresh Acknowledgment Period.

^{1.} If the block including the OFS2 register is erased, the OFS2 register value is set to FFh.

5.2 **Hardware Reset**

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the supply voltage meets the recommended operating conditions, pins, CPU, and SFRs are all reset (refer to Table 5.2 Pin Functions while RESET Pin Level is "L"). When the input level applied to the RESET pin changes from "L" to "H", a program is executed beginning with the address indicated by the reset vector. After reset, the low-speed on-chip oscillator clock with no division is automatically selected as the CPU clock.

Refer to **4. Special Function Registers (SFRs)** for the states of the SFRs after reset.

The internal RAM is not reset. If the RESET pin is pulled "L" while writing to the internal RAM is in progress, the contents of internal RAM will be undefined.

Figure 5.4 shows an Example of Hardware Reset Circuit and Operation and Figure 5.5 shows an Example of Hardware Reset Circuit (Usage Example of External Supply Voltage Detection Circuit) and Operation.

5.2.1 When Power Supply is Stable

- (1) Apply "L" to the \overline{RESET} pin.
- (2) Wait for 10 µs.
- (3) Apply "H" to the \overline{RESET} pin.

5.2.2 Power On

- (1) Apply "L" to the \overline{RESET} pin.
- (2) Let the supply voltage increase until it meets the recommended operating conditions.
- (3) Wait for td(P-R) or more to allow the internal power supply to stabilize (refer to 33. Electrical Characteristics).
- (4) Wait for $10 \mu s$.
- (5) Apply "H" to the \overline{RESET} pin.





Figure 5.4 **Example of Hardware Reset Circuit and Operation**



Example of Hardware Reset Circuit (Usage Example of External Supply Voltage Figure 5.5 **Detection Circuit) and Operation**


5.3 **Power-On Reset Function**

When the RESET pin is connected to the VCC pin via a pull-up resistor, and the VCC pin voltage level rises while the rise gradient is trth or more, the power-on reset function is enabled and the MCU resets its pins, CPU, and SFR. When a capacitor is connected to the \overline{RESET} pin, too, always keep the voltage to the \overline{RESET} pin 0.8VCC or more. When the input voltage to the VCC pin reaches the Vdet0 level or above, the low-speed on-chip oscillator clock starts counting. When the low-speed on-chip oscillator clock count reaches 8, the internal reset signal is held "H" and the MCU enters the reset sequence (refer to Figure 5.3). The low-speed on-chip oscillator clock with no division is automatically selected as the CPU clock after reset.

Refer to **4. Special Function Registers (SFRs)** for the states of the SFR after power-on reset.

After power-on reset, voltage monitor 0 reset is enabled when the LVDAS bit in the OFS register is set to 0 (voltage monitor 0 reset enabled after reset).

Figure 5.6 shows an Example of Power-On Reset Circuit and Operation.



3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.

Figure 5.6 **Example of Power-On Reset Circuit and Operation**

5.4 Voltage Monitor 0 Reset

A reset is applied using the on-chip voltage detection 0 circuit. The voltage detection 0 circuit monitors the input voltage to the VCC pin. The voltage to monitor is Vdet0. The Vdet0 voltage detection level can be changed by the settings of bits VDSEL0 to VDSEL1 in the OFS register.

When the input voltage to the VCC pin reaches the Vdet0 level or below, the pins, CPU, and SFR are reset.

When the input voltage to the VCC pin reaches the Vdet0 level or above, the low-speed on-chip oscillator clock start counting. When the low-speed on-chip oscillator clock count reaches 8, the internal reset signal is held "H" and the MCU enters the reset sequence (refer to Figure 5.3). The low-speed on-chip oscillator clock with no division is automatically selected as the CPU clock after reset.

The LVDAS bit in the OFS register can be used to select whether voltage monitor 0 reset is enabled or disabled after a reset. The setting of the LVDAS bit is enabled at all resets.

To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.

Bits VDSEL0 to VDSEL1 and LVDAS cannot be changed by a program. To set these bits, write values to b4 to b6 of address 0FFFFh using a flash programmer.


Refer to **5.1.3 Option Function Select Register (OFS)** for details of the OFS register.

Refer to 4. Special Function Registers (SFRs) for the status of the SFR after voltage monitor 0 reset.

The internal RAM is not reset. When the input voltage to the VCC pin reaches the Vdet0 level or below while writing to the internal RAM is in progress, the contents of internal RAM are undefined.

Refer to **6. Voltage Detection Circuit** for details of voltage monitor 0 reset.

Figure 5.7 shows an Example of Voltage Monitor 0 Reset Circuit and Operation.



Notes:

- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (1.8 V or above) during the sampling time.
- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit for details.
- 3. Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit for details.
- 4. Refer to 33. Electrical Characteristics.
- 5. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.

Figure 5.7 Example of Voltage Monitor 0 Reset Circuit and Operation

5.5 **Watchdog Timer Reset**

When the PM12 bit in the PM1 register is set to 1 (reset when watchdog timer underflows), the MCU resets its pins, CPU, and SFR if the watchdog timer underflows. Then the program beginning with the address indicated by the reset vector is executed. After reset, the low-speed on-chip oscillator clock with no division is automatically selected as the CPU clock.

Refer to **4. Special Function Registers (SFRs)** for the states of the SFRs after watchdog timer reset.

The internal RAM is not reset. When the watchdog timer underflows, the contents of internal RAM are undefined. The underflow period and refresh acknowledge period for the watchdog timer can be set by bits WDTUFS0 to WDTUFS1 and bits WDTRCS0 to WDTRCS1 in the OFS2 register, respectively.

Refer to 14. Watchdog Timer for details of the watchdog timer.

5.6 **Software Reset**

When the PM03 bit in the PM0 register is set to 1 (MCU reset), the MCU resets its pins, CPU, and SFR. The program beginning with the address indicated by the reset vector is executed. After reset, the low-speed on-chip oscillator clock with no division is automatically selected for the CPU clock.

Refer to **4. Special Function Registers (SFRs)** for the states of the SFRs after software reset. The internal RAM is not reset.

5.7 Cold Start-Up/Warm Start-Up Determination Function

The cold start-up/warm start-up determination function uses the CWR bit in the RSTFR register to determine cold start-up (reset process) at power-on and warm start-up (reset process) when a reset occurred during operation. The CWR bit is set to 0 (cold start-up) at power-on and also set to 0 at a voltage monitor 0 reset. If 1 is written to the CWR bit by a program, it is set to 1. This bit remains unchanged at a software reset, or watchdog timer reset. The cold start-up/warm stat-up determination function uses voltage monitor 0 reset.

To set the bits associated with voltage monitor 0 reset, follow **Table 6.3 Procedure for Setting Bits Associated** with **Voltage Monitor 0 Reset**.

Figure 5.8 shows an Operating Example of Cold Start-Up/Warm Start-Up Function




Figure 5.8 Operating Example of Cold Start-Up/Warm Start-Up Function

5.8 Reset Source Determination Function

The RSTFR register can be used to detect whether a hardware reset, software reset, or watchdog timer reset has occurred.

If a hardware reset occurs, the HWR bit is set to 1 (detected). If a software reset occurs, the SWR bit is set to 1 (detected). If a watchdog timer reset occurs, the WDR bit is set to 1 (detected).

Voltage Detection Circuit 6.

The voltage detection circuit monitors the voltage input to the VCC pin. This circuit can be used to monitor the VCC input voltage by a program.

6.1 Overview

The detection voltage of voltage detection 0 can be selected among four levels using the OFS register. The detection voltage of voltage detection 1 can be selected among 16 levels using the VD1LS register. As a detection target, the voltage input to VCC and the LVCMP2 pin can be switched for voltage detection 2 only. The voltage monitor 0 reset, and voltage monitor 1 interrupt and voltage monitor 2 interrupt can also be used. Note that voltage monitor 1 and voltage monitor 2 share the voltage detection circuit with comparator A1 and comparator A2. Either voltage monitor 1 and voltage monitor 2 or comparator A1 and comparator A2 can be selected.

Table 6.1 **Voltage Detection Circuit Specifications**

| Item | | Voltage Monitor 0 | Voltage Monitor 1 | Voltage Monitor 2 | |
|----------------------|--------------------------|---|--|--|--|
| VCC monitor | Voltage to monitor | Vdet0 | Vdet1 | Vdet2 | |
| | Detection target | Whether passing through Vdet0 by falling | Whether passing through Vdet1 by rising or falling | Whether passing through Vdet2 by rising or falling | |
| | | | | The input voltage to VCC and the LVCMP2 pin can be switched by the VCA24 bit in the VCA2 register. | |
| | Detection voltage | Selectable among 4 levels using the OFS register. | Selectable among 16 levels using the VD1LS register. | The detection voltage level varies depending on when VCC is selected or when LVCMP2 is selected. Each value is set as the fixed level. | |
| | Monitor | None | The VW1C3 bit in the VW1C register | The VCA13 bit in the VCA1 register | |
| | | | Whether VCC is higher or lower than Vdet1 | Whether VCC or LVCMP2 input voltage is higher or lower than Vdet2 | |
| Process at | Reset | Voltage monitor 0 reset | None | None | |
| voltage detection | | Reset at Vdet0 > VCC; CPU operation restarts at VCC > Vdet0 | | | |
| | Interrupts | None | Voltage monitor 1 interrupt | Voltage monitor 2 interrupt | |
| | | | Non-maskable or maskable selectable | Non-maskable or maskable selectable | |
| | | | Interrupt request at: Vdet1 > VCC and/or VCC > Vdet1 | Interrupt request at: Vdet2 > VCC (LVCMP2) and/or VCC (LVCMP2) > Vdet2 | |
| Digital filter | Switching enable/disable | Supported | Supported | Supported | |
| | Sampling time | (fOCO-S divided by n) x 4 n: 1, 2, 4, and 8 | (fOCO-S divided by n) × 2 n: 1, 2, 4, and 8 | (fOCO-S divided by n) × 2 n: 1, 2, 4, and 8 | |




Figure 6.1 **Voltage Detection Circuit Block Diagram**

Pin Configuration of Voltage Detection Circuit Table 6.2

| Pin Name | I/O | Function |
|----------|-------|--|
| LVCMP2 | Input | Detection target voltage pin for voltage detection 2 |

Figure 6.2 Block Diagram of Voltage Monitor 0 Reset Generation Circuit





Figure 6.3 Block Diagram of Voltage Monitor 1 Interrupt Generation Circuit



Block Diagram of Voltage Monitor 2 Interrupt Generation Circuit Figure 6.4

Registers 6.2

Voltage Monitor Circuit/Comparator A Control Register (CMPA) 6.2.1

| Address | Address 0030h | | | | | | | |
|-------------|---------------|----|---------|---------|-------|-------|--------|--------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | COMPSEL | _ | IRQ2SEL | IRQ1SEL | CM2OE | CM10E | CM2POR | CM1POR |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|---------|--|---|-----|
| b0 | CM1POR | LVCOUT1 output polarity select bit | 0: Non-inverted comparator A1 comparison result is output to LVCOUT1.1: Inverted comparator A1 comparison result is output to LVCOUT1. | R/W |
| b1 | CM2POR | LVCOUT2 output polarity select bit | 0: Non-inverted Comparator A2 comparison result is output to LVCOUT2.1: Inverted comparator A2 comparison result is output to LVCOUT2. | R/W |
| b2 | CM1OE | LVCOUT1 output enable bit | O: Output disabled Output enabled | R/W |
| b3 | CM2OE | LVCOUT2 output enable bit | O: Output disabled Output enabled | R/W |
| b4 | IRQ1SEL | Voltage monitor 1/comparator A1 interrupt type select bit | Non-maskable interrupt Maskable interrupt | R/W |
| b5 | IRQ2SEL | Voltage monitor 2/comparator A2 interrupt type select bit | Non-maskable interrupt Maskable interrupt | R/W |
| b6 | _ | Reserved bit | Set to 0. | R/W |
| b7 | COMPSEL | Voltage monitor/comparator A interrupt type selection enable bit | 0: Bits IRQ1SEL and IRQ2SEL disabled 1: Bits IRQ1SEL and IRQ2SEL enabled | R/W |

6.2.2 Voltage Monitor Circuit Edge Select Register (VCAC)

| Address | 0031h | | | | | | | | |
|-------------|-------|----|----|----|----|-------|-------|----|---|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | _ | _ | | _ | | VCAC2 | VCAC1 | _ | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | _ |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|------------------------------|-----|
| b0 | _ | Nothing is assigned. If necessary, set to 0. | When read, the content is 0. | _ |
| b1 | VCAC1 | Voltage monitor 1 circuit edge select bit (1) | 0: One edge 1: Both edges | R/W |
| b2 | VCAC2 | Voltage monitor 2 circuit edge select bit (2) | | R/W |
| b3 | _ | Nothing is assigned. If necessary, set to 0. | When read, the content is 0. | _ |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Notes:

- 1. When the VCA1 bit is set tot 0 (one edge), the VW1C7 bit in the VW1C register is enabled. Set the VW1C7 bit after setting the VCAC1 bit to 0.
- 2. When the VCA2 bit is set tot 0 (one edge), the VW2C7 bit in the VW2C register is enabled. Set the VW2C7 bit after setting the VCAC2 bit to 0.

6.2.3 Voltage Detect Register (VCA1)

 Address 0033h

 Bit
 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 Symbol
 —
 —
 —
 —
 —
 —

 After Reset
 0
 0
 0
 0
 1
 0
 0
 0

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|---|-----|
| b0 | _ | Reserved bits | Set to 0. | R/W |
| b1 | _ | | | |
| b2 | _ | | | |
| b3 | VCA13 | Voltage detection 2 signal monitor flag (1) | 0: VCC < Vdet2 | R |
| | | | 1: VCC ≥ Vdet2 | |
| | | | or voltage detection 2 circuit disabled | |
| b4 | _ | Reserved bits | Set to 0. | R/W |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | | | | |

Note:

1. When the VCA27 bit in the VCA2 register is set to 1 (voltage detection 2 circuit enabled), the VCA13 bit is enabled.

When the VCA27 bit in the VCA2 register is set to 0 (voltage detection 2 circuit disabled), the VCA13 bit is set to 1 (VCC \geq Vdet2).

Voltage Detect Register 2 (VCA2) 6.2.4

| Address | 0034n | | | | | | | |
|--|----------|--------------|-----------|---------------|-------|-------|-------|-------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | VCA27 | VCA26 | VCA25 | VCA24 | VCA23 | VCA22 | VCA21 | VCA20 |
| After Reset | The LVDA | S bit in the | OFS regis | ter is set to | 1. | | | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| After Reset The LVDAS bit in the OFS register is set to 0. | | | | | | | | |
| | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |


| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|------------------------------------|---|-----|
| b0 | VCA20 | Internal power low consumption | 0: Low consumption disabled | R/W |
| | | enable bit ⁽¹⁾ | 1: Low consumption enabled (2) | |
| b1 | VCA21 | Comparator A1 reference voltage | 0: Internal reference voltage | R/W |
| | | input select bit | 1: LVREF pin input voltage | |
| b2 | VCA22 | LVCMP1 comparison voltage | 0: Supply voltage (VCC) | R/W |
| | | external input select bit | 1: LVCMP1 pin input voltage | |
| b3 | VCA23 | Comparator A2 reference voltage | 0: Internal reference voltage | R/W |
| | | input select bit | 1: LVREF pin input voltage | |
| b4 | VCA24 | LVCMP2 comparison voltage | 0: Supply voltage (VCC) (Vdet2_0) | R/W |
| | | external input select bit | 1: LVCMP2 pin input voltage (Vdet2_EXT) | |
| b5 | VCA25 | Voltage detection 0 enable bit (3) | 0: Voltage detection 0 circuit disabled | R/W |
| | | | 1: Voltage detection 0 circuit enabled | |
| b6 | VCA26 | Voltage detection 1/comparator A1 | 0: Voltage detection 1/comparator A1 circuit disabled | R/W |
| | | enable bit (4) | 1: Voltage detection 1/comparator A1 circuit enabled | |
| b7 | VCA27 | Voltage detection 2/comparator A2 | 0: Voltage detection 2/comparator A2 circuit disabled | R/W |
| | | enable bit ⁽⁵⁾ | 1: Voltage detection 2/comparator A2 circuit enabled | |

Notes:

- 1. Use the VCA20 bit only when the MCU enters wait mode. To set the VCA20 bit, follow the procedure shown in Figure 9.3 Procedure for Reducing Internal Power Consumption Using VCA20 bit.
- 2. When the VCA20 bit is set to 1 (low consumption enabled), do not set the CM10 bit in the CM1 register to 1 (stop mode).
- 3. To use voltage monitor 0 reset, set the VCA25 bit to 1.
 - After the VCA25 bit is set to 1 from 0, allow td(E-A) to elapse before the voltage detection circuit starts operation.
- 4. To use the voltage detection 1/comparator A1 interrupt or the VW1C3 bit in the VW1C register, set the VCA26 bit to 1.
 - After the VCA26 bit is set to 1 from 0, allow td(E-A) to elapse before the voltage detection 1/comparator A1 circuit starts operation.
- 5. To use the voltage detection 2/comparator A2 interrupt or the VCAC13 bit in the VCA1 register, set the VCA27 bit to 1.
 - After the VCA27 bit is set to 1 from 0, allow td(E-A) to elapse before the voltage detection 2/comparator A2 circuit starts operation.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VCA2 register.

Voltage Detection 1 Level Select Register (VD1LS) 6.2.5



| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--|-----|
| b0 | VD1S0 | Voltage detection 1 level select bit | b3 b2 b1 b0 | R/W |
| b1 | VD1S1 | (Reference voltage when the voltage falls) | 0 0 0 0: 2.20 V (Vdet1_0) 0 0 0 1: 2.35 V (Vdet1_1) | R/W |
| b2 | VD1S2 | | 0 0 1 1: 2:33 V (Vdet1_1) 0 0 1 0: 2:50 V (Vdet1_2) | R/W |
| b3 | VD1S3 | | 0 0 1 1: 2.65 V (Vdet1_2) | R/W |
| | | | 0 1 0 0: 2.80 V (Vdet1_4) | |
| | | | 0 1 0 1: 2.95 V (Vdet1_5) | |
| | | | 0 1 1 0: 3.10 V (Vdet1_6) | |
| | | | 0 1 1 1: 3.25 V (Vdet1_7) | |
| | | | 1 0 0 0: 3.40 V (Vdet1_8) | |
| | | | 1 0 0 1: 3.55 V (Vdet1_9) | |
| | | | 1 0 1 0: 3.70 V (Vdet1_A) | |
| | | | 1 0 1 1: 3.85 V (Vdet1_B) | |
| | | | 1 1 0 0: 4.00 V (Vdet1_C) | |
| | | | 1 1 0 1: 4.15 V (Vdet1_D) | |
| | | | 1 1 1 0: 4.30 V (Vdet1_E) | |
| h 4 | | Decembed hite | 1 1 1 1: 4.45 V (Vdet1_F) | DAY |
| b4 | | Reserved bits | Set to 0. | R/W |
| b5 | _ | | | R/W |
| b6 | _ | | | R/W |
| b7 | _ | | | R/W |

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VD1LS register.

Voltage Monitor 0 Circuit Control Register (VW0C) 6.2.6

| Address | 0038h | | | | | | | |
|-------------|----------|--------------|-----------|---------------|----|----|-------|-------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | _ | VW0F1 | VW0F0 | _ | _ | VW0C1 | VW0C0 |
| After Reset | The LVDA | S bit in the | OFS regis | ter is set to | 1. | | | |
| | 1 | 1 | 0 | 0 | Χ | 0 | 1 | 0 |
| After Reset | The LVDA | S bit in the | OFS regis | ter is set to | 0. | | | |
| | 1 | 1 | 0 | 0 | Χ | 0 | 1 | 1 |


| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--------------------------------------|-----|
| b0 | VW0C0 | Voltage monitor 0 reset enable bit (1) | 0: Disabled | R/W |
| | | | 1: Enabled | |
| b1 | VW0C1 | Voltage monitor 0 digital filter disabled mode | 0: Digital filter enabled mode | R/W |
| | | select bit | (digital filter circuit enabled) | |
| | | | 1: Digital filter disabled mode | |
| | | | (digital filter circuit disabled) | |
| b2 | _ | Reserved bit | Set to 0. | R/W |
| b3 | _ | Reserved bit | When read, the content is undefined. | R |
| b4 | VW0F0 | Sampling clock select bit | b5 b4 | R/W |
| b5 | VW0F1 | | 0 0: fOCO-S divided by 1 | R/W |
| | | | 0 1: fOCO-S divided by 2 | |
| | | | 1 0: fOCO-S divided by 4 | |
| | | | 1 1: fOCO-S divided by 8 | |
| b6 | _ | Reserved bits | Set to 1. | R/W |
| b7 | _ | | | R/W |

Note:

1. The VW0C0 bit is enabled when the VCA25 bit in the VCA2 register is set to 1 (voltage detection 0 circuit enabled). Set the VW0C0 bit to 0 (disabled) when the VCA25 bit in the VCA2 register is set to 0 (voltage detection 0 circuit disabled). To set the VW0C0 bit to 1 (enabled), follow the procedure in Table 6.3 Procedure for Setting Bits Associated with Voltage Monitor 0 Reset.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before writing the VW0C register.

6.2.7 **Voltage Monitor 1 Circuit Control Register (VW1C)**



| Bit | Symbol | Bit Name | Function | R/W |
|----------|----------------|--|--|------------|
| b0 | VW1C0 | Voltage monitor 1 reset enable bit (1) | 0: Disabled 1: Enabled | R/W |
| b1 | VW1C1 | Voltage monitor 0 digital filter disable mode select bit ⁽²⁾ | D: Digital filter enabled mode (digital filter circuit enabled) 1: Digital filter disable mode (digital filter circuit disabled) | R/W |
| b2 | VW1C2 | Voltage change detection flag (3, 4) | Not detected Vdet1 passing detected | R/W |
| b3 | VW1C3 | Voltage detection 1 signal monitor flag (3) | 0: VCC < Vdet1 1: VCC ≥ Vdet1 or voltage detection 1 circuit disabled | R |
| b4 b5 | VW1F0 VW1F1 | Sampling clock select bit | 0 0: fOCO-S divided by 1 0 1: fOCO-S divided by 2 1 0: fOCO-S divided by 4 1 1: fOCO-S divided by 8 | R/W R/W |
| b6 | _ | Reserved bit | Set to 1. | R/W |
| b7 | VW1C7 | Voltage monitor 1 reset generation condition select bit ⁽⁵⁾ | 0: When VCC reaches Vdet1 or above. 1: When VCC reaches Vdet1 or below. | R/W |

Notes:

- 1. The VW1C0 is enabled when the VCA26 bit in the VCA2 register is set to 1 (voltage detection 1 circuit enabled). Set the VW1C0 bit to 0 (disabled) when the VCA26 bit is set to 0 (voltage detection 1 circuit disabled). To set the VW0C0 bit to 1 (enabled), follow the procedure shown in Table 6.4 Procedure for Setting Bits Associated with Voltage Monitor 1 Interrupt.
- 2. To use the voltage monitor 1 interrupt to exit stop mode and to return again, write 0 and then 1 to the VW1C1 bit.
- 3. Bits VW1C2 and VW1C3 are enabled when the VCA26 bit in the VCA2 register is set to 1(voltage detection 1 circuit enabled).
- 4. Set the VW1C2 bit to 0 by a program. When 0 is written by a program, this bit is set to 0 (and remains unchanged even if 1 is written to it).
- 5. The VW1C7 bit is enabled when the VCAC1 bit in the VCAC register is set to 0 (one edge). After setting the VCAC1 bit to 0, set the VW1C7 bit.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before writing the VW1C register. Rewriting the VW1C register may set the VW1C2 bit to 1. Set the VW1C2 bit to 0 after rewriting the VW1C register.

6.2.8 Voltage Monitor 2 Circuit Control Register (VW2C)

| Address | 003An | | | | | | | |
|-------------|-------|----|-------|-------|-------|-------|-------|-------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | VW2C7 | _ | VW2F1 | VW2F0 | VW2C3 | VW2C2 | VW2C1 | VW2C0 |
| After Reset | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |


| Bit | Symbol | Bit Name | Function | R/W |
|----------|----------------|--|--|------------|
| b0 | VW2C0 | Voltage monitor 2 interrupt enable bit (1) | 0: Disabled 1: Enabled | R/W |
| b1 | VW2C1 | Voltage monitor 2 digital filter disable mode select bit ⁽²⁾ | O: Digital filter enable mode (digital filter circuit enabled) 1: Digital filter disable mode (digital filter circuit disabled) | R/W |
| b2 | VW2C2 | Voltage change detection flag (3, 4) | Not detected Vdet2 passing detected | R/W |
| b3 | VW2C3 | WDT detection monitor flag (4) | 0: Not detected 1: Detected | R/W |
| b4 b5 | VW2F0 VW2F1 | Sampling clock select bit | 0 0: fOCO-S divided by 1 0 1: fOCO-S divided by 2 1 0: fOCO-S divided by 4 1 1: fOCO-S divided by 8 | R/W R/W |
| b6 | _ | Reserved bit | Set to 0. | R/W |
| b7 | VW2C7 | Voltage monitor 2 interrupt generation condition select bit ⁽⁵⁾ | O: When VCC or LVCMP2 reaches Vdet2 or above. 1: When VCC or LVCMP2 reaches Vdet2 or below. | R/W |

Notes:

- The VW2C0 is enabled when the VCA27 bit in the VCA2 register is set to 1 (voltage detection 2 circuit enabled). Set the VW2C0 bit to 0 (disabled) when the VCA27 bit is set to 0 (voltage detection 2 circuit disabled). To set the VW2C0 bit to 1 (enabled), follow the procedure shown in Table 6.5 Procedure for Setting Bits Associated with Voltage Monitor 2 Interrupt.
- 2. To use the voltage monitor 2 interrupt to exit stop mode and to return again, write 0 and then 1 to the VW2C1 bit.
- 3. The VW2C2 bit is enabled when the VCA27 bit in the VCA2 register is set to 1 (voltage detection 2 circuit enabled).
- 4. Set this bit to 0 by a program. When 0 is written by a program, this bit is set to 0 (and remains unchanged even if 1 is written to it).
- 5. The VW2C7 bit is enabled when the VCAC2 bit in the VCAC register is set to 0 (one edge). After setting the VCAC2 bit to 1, set the VW2C7 bit.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VW2C register. Rewriting the VW2C register may set the VW2C2 bit to 1. After rewriting this register, set the VW2C2 bit to 0.

6.2.9 Option Function Select Register (OFS)



| Bit | Symbol | Bit Name | Function | R/W |
|-----|----------|---|--|-----|
| b0 | WDTON | Watchdog timer start select bit | Watchdog timer automatically starts after reset. Watchdog timer is stopped after reset. | R/W |
| b1 | _ | Reserved bit | Set to 1. | R/W |
| b2 | ROMCR | ROM code protect disable bit | ROM code protect disabled ROMCP1 bit enabled | R/W |
| b3 | ROMCP1 | ROM code protect bit | ROM code protect enabled ROM code protect disabled | R/W |
| b4 | VDSEL0 | Voltage detection 0 level select bit (2) | b5 b4 | R/W |
| b5 | VDSEL1 | | 0 0: 3.80 V selected (Vdet0_3) 0 1: 2.85 V selected (Vdet0_2) 1 0: 2.35 V selected (Vdet0_1) 1 1: 1.90 V selected (Vdet0_0) | R/W |
| b6 | LVDAS | Voltage detection 0 circuit start bit (3) | Voltage monitor 0 reset enabled after reset Voltage monitor 0 reset disabled after reset | R/W |
| b7 | CSPROINI | Count source protection mode | 0: Count source protect mode enabled after reset | R/W |
| | | after reset select bit | 1: Count source protect mode disabled after reset | |

Notes:

- 1. If the block including the OFS register is erased, the OFS register value is set to FFh.
- 2. The same level of the voltage detection 0 level selected by bits VDSEL0 and VDESL1 is set in both functions of voltage monitor 0 reset and power-on reset.
- 3. To use power-on reset, set the LVDAS bit to 0 (voltage monitor 0 reset enabled after reset).

The OFS register is allocated in the flash memory. Write to this register with a program. After writing, do not write additions to this register.

LVDAS Bit (Voltage Detection 0 Circuit Start Bit)

The Vdet0 voltage to be monitored by the voltage detection 0 circuit is selected by bits VDSEL0 and VDSEL1.

6.3 **VCC Input Voltage**

6.3.1 **Monitoring Vdet0**

Vdet0 cannot be monitored.

6.3.2 **Monitoring Vdet1**

Once the following settings are made, the comparison result of voltage monitor 1 can be monitored by the VW1C3 bit in the VW1C register after td(E-A) has elapsed (refer to 33. Electrical Characteristics).

- (1) Set bits VD1S3 to VD1S0 in the VD1LS register (voltage detection 1 detection voltage).
- (2) Set the VCA21 bit in the VCA2 register to 0 (internal reference voltage).
- (3) Set the VCA22 bit in the VCA2 register to 0 (VCC voltage).
- (4) Set the VCA26 bit in the VCA2 register to 1 (voltage detection 1 circuit enabled).

6.3.3 **Monitoring Vdet2**

Once the following settings are made, the comparison result of voltage monitor 2 can be monitored by the VCA13 bit in the VCA1 register after td(E-A) has elapsed (refer to 33. Electrical Characteristics).

- (1) Set the VCA23 bit in the VCA2 register to 0 (internal reference voltage).
- (2) Set the VCA24 bit in the VCA2 register to 0 (VCC voltage), or 1 (LVCMP2 pin input voltage).
- (3) Set the VCA27 bit in the VCA2 register to 1 (voltage detection 2 circuit enabled).

6.4 Voltage Monitor 0 Reset

Table 6.3 lists the Procedure for Setting Bits Associated with Voltage Monitor 0 Reset and Figure 6.5 shows an Operating Example of Voltage Monitor 0 Reset.

To use the voltage monitor 0 reset to exit stop mode, set the VW0C1 bit in the VW0C register to 1 (digital filter disabled).

Table 6.3 Procedure for Setting Bits Associated with Voltage Monitor 0 Reset

| Step | When Using Digital Filter | When Using No Digital Filter | | | | |
|-------|---|--|--|--|--|--|
| 1 | Set the VCA25 bit in the VCA2 register to 1 (voltage detection 0 circuit enabled). | | | | | |
| 2 | Wait for td(E-A). | | | | | |
| 3 | Select the sampling clock of the digital filter by bits VW0F0 and VW0F1 in the VW0C register. | Set the VW0C7 bit in the VW0C register to 1. | | | | |
| 4 (1) | Set the VW0C1 bit in the VW0C register to 0 (digital filter enabled). | Set the VW0C1 bit in the VW0C register to 1 (digital filter disabled). | | | | |
| 5 | Set the VW0C2 bit in the VW0C register to 0. | | | | | |
| 6 | Set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on). | _ | | | | |
| 7 | Wait for 4 cycles of the sampling clock of the digital filter. | - (No wait time required) | | | | |
| 8 | Set the VW0C0 bit in the VW0C register to 1 (vo | oltage monitor 0 reset enabled). | | | | |

Note:

1. When the VW0C0 bit is set to 0, steps 3 and 4 can be executed simultaneously (with one instruction).




Figure 6.5 Operating Example of Voltage Monitor 0 Reset

6.5 **Voltage Monitor 1 Interrupt**

Table 6.4 lists the Procedure for Setting Bits Associated with Voltage Monitor 1 Interrupt. Figure 6.6 shows an Operating Example of Voltage Monitor 1 Interrupt.

To use the voltage monitor 1 interrupt to exit stop mode, set the VW1C1 bit in the VW1C register to 1 (digital filter disabled).

Table 6.4 Procedure for Setting Bits Associated with Voltage Monitor 1 Interrupt

| Step | When Using Digital Filter | When Using No Digital Filter | | | |
|-------|--|---|--|--|--|
| 1 | Select the voltage detection 1 detection voltage by bits VD1S3 to VD1S0 in the VD1LS register. | | | | |
| 2 | Set the VCA21 bit in the VCA2 register to 0 (in | ternal reference voltage). | | | |
| 3 (1) | Set the VCA22 bit in the VCA2 register to 0 (VC | CC voltage). | | | |
| 4 (1) | Set the VCA26 bit in the VCA2 register to 1 (vc | oltage detection 1 circuit enabled). | | | |
| 5 | Wait for td(E-A). | | | | |
| 6 | Set the COMPSEL bit in the CMPA register to | 1. | | | |
| 7 (2) | Select the interrupt type by the IRQ1SEL in the | e CMPA register. | | | |
| 8 | Select the sampling clock of the digital filter by | Set the VW1C1 bit in the VW1C register to 1 | | | |
| 0 | bits VW1F0 and VW1F1 in the VW1C register. | (digital filter disabled). | | | |
| 9 (3) | Set the VW1C1 bit in the VW1C register to 0 | _ | | | |
| 9 (0) | (digital filter enabled). | | | | |
| 10 | Select the interrupt request timing by the VCAC1 bit in the VCAC register and | | | | |
| 10 | the VW1C7 bit in the VW1C register. | | | | |
| 11 | Set the VW1C2 bit in the VW1C register to 0. | | | | |
| 12 | Set the CM14 bit in the CM1 register to 0 | _ | | | |
| 12 | (low-speed on-chip oscillator on) | | | | |
| 13 | Wait for 2 cycles of the sampling clock of | - (No wait time required) | | | |
| 13 | the digital filter | | | | |
| 14 | Set the VW1C0 bit in the VW1C register to 1 (v | oltage monitor 1 interrupt enabled) | | | |

Notes:

- 1. When the VW1C0 bit is set to 0, steps 2, 3 and 4 can be executed simultaneously (with one instruction).
- 2. When the VW1C0 bit is set to 0, steps 6 and 7 can be executed simultaneously (with one instruction).
- 3. When the VW1C0 bit is set to 0, steps 8 and 9 can be executed simultaneously (with one instruction).




Figure 6.6 Operating Example of Voltage Monitor 1 Interrupt

6.6 **Voltage Monitor 2 Interrupt**

Table 6.5 lists the Procedure for Setting Bits Associated with Voltage Monitor 2 Interrupt. Figure 6.7 shows an Operating Example of Voltage Monitor 2 Interrupt.

To use the voltage monitor 2 interrupt to exit stop mode, set the VW2C1 bit in the VW2C register to 1 (digital filter disabled).

Table 6.5 **Procedure for Setting Bits Associated with Voltage Monitor 2 Interrupt**

| Step | When Using Digital Filter | When Using No Digital Filter | | | | |
|----------|---|---|--|--|--|--|
| 1 | Set the VCA23 bit in the VCA2 register to 0 (internal reference voltage). | | | | | |
| 2 (1) | Set the VCA24 bit in the VCA2 register to 0 (VC | CC voltage) or 1 (LCVCMP2 pin input voltage). | | | | |
| 3 (1) | Set the VCA27 bit in the VCA2 register to 1 (vo | Itage detection 2 circuit enabled). | | | | |
| 4 | Wait for td(E-A). | | | | | |
| 5 | Set the COMPSEL bit in the CMPA register to | 1. | | | | |
| 6 (2) | Select the interrupt type by the IRQ2SEL in the | CMPA register. | | | | |
| 7 | Select the sampling clock of the digital filter by | Set the VW2C1 bit in the VW2C register to 1 | | | | |
| ' | bits VW2F0 and VW2F1 in the VW2C register. | (digital filter disabled). | | | | |
| 8 (3) | Set the VW2C1 bit in the VW2C register to 0 | _ | | | | |
| 8 (0) | (digital filter enabled). | | | | | |
| 9 | Select the interrupt request timing by the VCAC2 bit in the VCAC register and | | | | | |
| J | the VW2C7 bit in the VW2C register. | | | | | |
| 10 | Set the VW2C2 bit in the VW2C register to 0. | | | | | |
| 11 | Set the CM14 bit in the CM1 register to 0 | | | | | |
| 11 | (low-speed on-chip oscillator on). | | | | | |
| 12 | Wait for 2 cycles of the sampling clock of | - (No wait time required) | | | | |
| 12 | the digital filter. | | | | | |
| 13 | Set the VW2C0 bit in the VW2C register to 1 (v | oltage monitor 2 interrupt enabled). | | | | |

Notes:

- 1. When the VW2C0 bit is set to 0, steps 1, 2 and 3 can be executed simultaneously (with one instruction).
- 2. When the VW2C0 bit is set to 0, steps 5 and 6 can be executed simultaneously (with one instruction).
- 3. When the VW2C0 bit is set to 0, steps 7 and 8 can be executed simultaneously (with one instruction).




Figure 6.7 **Operating Example of Voltage Monitor 2 Interrupt**

7. I/O Ports R8C/33A Group

7. I/O Ports

There are 27 I/O ports P0, P1, P2_0 to P2_2, P3_1, P3_3 to P3_5, P3_7, and P4_5 to P4_7 (P4_6 and P4_7 can be used as I/O ports if the XIN clock oscillation circuit and the XCIN clock oscillation circuit are not used.).

If the A/D converter and the D/A converter are not used, P4_2 can be used as an input-only port.

Table 7.1 lists an Overview of I/O Ports.

Table 7.1 Overview of I/O Ports

| Ports | I/O | Type of Output | I/O Setting | Internal Pull-Up Resister | Drive Capacity Switch | Input Level Switch |
|--|-----|----------------------|--------------------|------------------------------|--------------------------|------------------------|
| P0 | I/O | CMOS3 state | Set in 1-bit units | Set in 4-bit units (1) | Set in 4-bit units (3) | Set in 8-bit units (4) |
| P1 | I/O | CMOS3 state | Set in 1-bit units | Set in 4-bit units (1) | Set in 1-bit units (2) | Set in 8-bit units (4) |
| P2_0 to P2_2 | I/O | CMOS3 state | Set in 1-bit units | Set in 3-bit units (1) | Set in 1-bit units (2) | Set in 3-bit units (4) |
| P3_1, P3_3 | I/O | CMOS3 state | Set in 1-bit units | Set in 2-bit units (1) | Set in 2-bit units (3) | Set in 5-bit units (4) |
| P3_4, P3_5, P3_7 | I/O | CMOS3 state | Set in 1-bit units | Set in 3-bit units (1) | Set in 3-bit units (3) | |
| P4_5, P4_6 ⁽⁵⁾ , P4_7 ⁽⁵⁾ | I/O | CMOS3 state | Set in 1-bit units | Set in 3-bit units (1) | Set in 3-bit units (3) | Set in 4-bit units (4) |
| P4_2 ⁽⁶⁾ | I | (No output function) | None | None | None | |

Notes:

- 1. In input mode, whether an internal pull-up resistor is connected or not can be selected by registers PUR0 and PUR1.
- 2. Whether the drive capacity of the output transistor is set to low or high can be selected using registers P1DRR and P2DRR.
- 3. Whether the drive capacity of the output transistor is set to low or high can be selected using registers DRR0 and DRR1.
- 4. The input threshold value can be selected among three voltage levels (0.35 VCC, 0.50 VCC, and 0.70 VCC) using registers VLT0 and VLT1.
- 5. When the XIN clock oscillation circuit and the XCIN clock oscillation circuit are not used, these ports can be used as I/O ports.
- 6. When the A/D converter and the D/A converter are not used, this port can be used as an input-only ports.

Functions of I/O Ports 7.1

The PDi_j (j = 0 to 7) bit in the PDi (i = 0 to 4) register controls I/O of the ports P0, P1, P2_0 to P2_2, P3_1, P3_3 to P3_5, P3_7, and P4_5 to P4_7. The Pi register consists of a port latch to hold output data and a circuit to read pin

Figures 7.1 to 7.10 show the Configurations of I/O Ports. Table 7.2 lists the Functions of I/O Ports.

Functions of I/O Ports Table 7.2

| Operation When | Value of PDi_j Bit in PDi Register ⁽¹⁾ | | | |
|-----------------------|---|--|--|--|
| Accessing Pi Register | When PDi_j Bit is Set to 0 (Input Mode) | When PDi_j Bit is Set to 1 (Output Mode) | | |
| Read | Read the pin input level. | Read the port latch. | | |
| Write | Write to the port latch. | Write to the port latch. The value written to the port latch is output from the pin. | | |

i = 0 to 4, j = 0 to 7

Note:

1. Nothing is assigned to bits PD4 0 to PD4 2.

7.2 Effect on Peripheral Functions

I/O ports function as I/O ports for peripheral functions (Refer to **Table 1.4 Pin Name Information by Pin Number**).

Table 7.3 lists the Setting of PDi_j Bit when Functioning as I/O Ports for Peripheral Functions (i = 0 to 4, j = 0 to 7).

Refer to the description of each function for information on how to set peripheral functions.

Table 7.3 Setting of PDi_j Bit when Functioning as I/O Ports for Peripheral Functions (i = 0 to 4, j = 0 to 7)

| I/O of Peripheral Function | PDi_j Bit Settings for Shared Pin Function |
|----------------------------|---|
| Input | Set this bit to 0 (input mode). |
| Output | This bit can be set to either 0 or 1 (output regardless of the port setting). |

7.3 Pins Other than I/O Ports

Figure 7.11 shows the Configuration of I/O Pins.




Figure 7.1 Configuration of I/O Ports (1)




Figure 7.2 Configuration of I/O Ports (2)




Figure 7.3 Configuration of I/O Ports (3)




Figure 7.4 Configuration of I/O Ports (4)




Figure 7.5 Configuration of I/O Ports (5)




Figure 7.6 Configuration of I/O Ports (6)




Figure 7.7 Configuration of I/O Ports (7)




Figure 7.8 Configuration of I/O Ports (8)




Figure 7.9 Configuration of I/O Ports (9)




Figure 7.10 Configuration of I/O Ports (10)




Figure 7.11 Configuration of I/O Pins

7. I/O Ports R8C/33A Group

7.4 Registers

7.4.1 Port Pi Direction Register (PDi) (i = 0 to 4)

Address 00E2h (PD0 (1)), 00E3h (PD1), 00E6h (PD2 (2)), 00E7h (PD3 (3)), 00EAh (PD4 (4))

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Symbol | PDi_7 | PDi_6 | PDi_5 | PDi_4 | PDi_3 | PDi_2 | PDi_1 | PDi_0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|-------------------------|--|-----|
| b0 | PDi_0 | Port Pi_0 direction bit | 0: Input mode (functions as an input port) | R/W |
| b1 | PDi_1 | Port Pi_1 direction bit | 1: Output mode (functions as an output port) | R/W |
| b2 | PDi_2 | Port Pi_2 direction bit | | R/W |
| b3 | PDi_3 | Port Pi_3 direction bit | | R/W |
| b4 | | Port Pi_4 direction bit | | R/W |
| b5 | PDi_5 | Port Pi_5 direction bit | | R/W |
| b6 | PDi_6 | Port Pi_6 direction bit | | R/W |
| b7 | PDi_7 | Port Pi_7 direction bit | | R/W |

Notes:

- 1. Write to the PD0 register with the next instruction after that used to set the PRC2 bit in the PRCR register to 1 (write enabled).
- 2. Bits PD2_3 to PD2_7 in the PD2 register are reserved bits. If it is necessary to set bits PD2_3 and PD2_7, set to 0. When read, the content is 0.
- 3. Bits PD3_0, PD3_2, and PD3_6 in the PD3 register are reserved bits. If it is necessary to set bits PD3_0, PD3_2 and PD3_6, set to 0. When read, the content is 0.
- 4. Bits PD4_0 to PD4_2 in the PD4 register are unavailable on this MCU. If it is necessary to set bits PD4_0 to PD4_2 set to 0. When read, the content is 0. Bits PD4_3, PD4_4 are reserved bits. If it is necessary to set bits PD4_3 and PD4_4, set to 0. When read, the content is 0.

The PDi register selects whether I/O ports are used for input or output. Each bit in the PDi register corresponds to one port.

7.4.2 Port Pi Register (Pi) (i = 0 to 4)

Address 00E0h(P0), 00E1h(P1), 00E4h(P2 (1)), 00E5h(P3 (2)), 00E8h(P4 (3))

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|------|------|------|------|------|------|------|------|
| Symbol | Pi_7 | Pi_6 | Pi_5 | Pi_4 | Pi_3 | Pi_2 | Pi_1 | Pi_0 |
| After Reset | Χ | Х | Х | X | Х | Х | Χ | X |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---------------|--------------|-----|
| b0 | Pi_0 | Port Pi_0 bit | 0: "L" level | R/W |
| b1 | Pi_1 | Port Pi_1 bit | 1: "H" level | R/W |
| b2 | Pi_2 | Port Pi_2 bit | | R/W |
| b3 | Pi_3 | Port Pi_3 bit | | R/W |
| b4 | Pi_4 | Port Pi_4 bit | | R/W |
| b5 | Pi_5 | Port Pi_5 bit | | R/W |
| b6 | Pi_6 | Port Pi_6 bit | | R/W |
| b7 | Pi_7 | Port Pi_7 bit | | R/W |

Notes:

- 1. Bits P2_3 to P2_7 in the P2 register are reserved bits. If it is necessary to set bits P2_3 and P2_7, set to 0. When read, the content is 0.
- 2. Bits P3_0, P3_2, and P3_6 in the P3 register are reserved bits. If it is necessary to set bits P3_0, P3_2 and P3_6, set to 0. When read, the content is 0.
- 3. Bits P4_0 to P4_1 in the P4 register are unavailable on this MCU. If it is necessary to set bits P4_0 to P4_1 set to 0. When read, the content is 0. Bits P4_3, P4_4 are reserved bits. If it is necessary to set bits P4_3 and P4_4, set to 0. When read, the content is 0.

Data input and output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to retain output data and a circuit to read the pin status. The value written in the port latch is output from the pin. Each bit in the Pi register corresponds to one port.

$Pi_j Bit (i = 0 to 4, j = 0 to 7) (Port <math>Pi_j Bit)$

The pin level of any I/O port which is set to input mode can be read by reading the corresponding bit in this register. The pin level of any I/O port which is set to output mode can be controlled by writing to the corresponding bit in this register.

7. I/O Ports R8C/33A Group

Timer RA Pin Select Register (TRASR) 7.4.3

| Address | 0180n | | | | | | | |
|-------------|-------|----|----|----|----|----|-----------|-----------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | _ | _ | _ | _ | _ | TRAIOSEL1 | TRAIOSEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|----------|------------------------|--|---|------------|
| b0 b1 | TRAIOSEL0 TRAIOSEL1 | TRAIO pin select bit | 0 0: TRAIO pin not used 0 1: P1_7 assigned 1 0: P1_5 assigned 1 1: Do not set. | R/W R/W |
| b2 | _ | Reserved bits | Set to 0. | R/W |
| b3 | _ | | | |
| b4 | _ | | | |
| b5 | _ | Nothing is assigned. If necessary, set t | to 0. When read, the content is 0. | _ |
| b6 | _ | | | |
| b7 | _ | | | |

The TRASR register selects which pin is assigned to the timer RA I/O. To use the I/O pin for timer RA, set this

Set the TRASR register before setting the timer RA associated registers. Also, do not change the setting value in this register during timer RA operation.

7.4.4 Timer RB/RC Pin Select Register (TRBRCSR)

Address 0181h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|------------|------------|----|----|----|----------|
| Symbol | _ | _ | TRCCLKSEL1 | TRCCLKSEL0 | _ | _ | _ | TRBOSEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|------------|--|-----------------------------------|-----|
| b0 | TRBOSEL0 | TRBO pin select bit | 0: P1_3 assigned | R/W |
| | | | 1: P3_1 assigned | |
| b1 | _ | Reserved bit | Set to 0. | R/W |
| b2 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 0. | _ |
| b3 | _ | | | |
| b4 | TRCCLKSEL0 | TRCCLK pin select bit | b5 b4 0 0: TRCCLK pin not used | R/W |
| b5 | TRCCLKSEL1 | | 0 1: P1_4 assigned | R/W |
| | | | 1 0: P3_3 assigned | |
| | | | 1 1: Do not set. | |
| b6 | _ | Reserved bit | Set to 0. | R/W |
| b7 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 0. | |

The TRBRCSR register selects which pin is assigned to the timer RB and timer RC I/O. To use the I/O pin for timer RB and timer RC, set this register.

Set the TRBOSEL0 bit before setting the timer RB associated registers. Set bits TRCCLKSEL0 and TRCCLKSEL1 before setting the timer RC associated registers. Also, do not change the setting values of the TRBOSEL0 bit during timer RB operation. Do not change the setting values of bits TRCCLKSEL0 and TRCCLKSEL1 during timer RC operation.

Timer RC Pin Select Register 0 (TRCPSR0) 7.4.5

| Address (| J182n | | | | | | | |
|-------------|-------|------------|------------|------------|----|------------|------------|------------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | TRCIOBSEL2 | TRCIOBSEL1 | TRCIOBSEL0 | _ | TRCIOASEL2 | TRCIOASEL1 | TRCIOASEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|------------|--|--|-----|
| b0 | TRCIOASEL0 | TRCIOA/TRCTRG pin select bit | b2 b1 b0 0 0 0: TRCIOA/TRCTRG pin not used | R/W |
| b1 | TRCIOASEL1 | | 0 0 1: P1_1 assigned | R/W |
| b2 | TRCIOASEL2 | | 0 1 0: P0_0 assigned | R/W |
| | | | 0 1 1: P0_1 assigned | |
| | | | 1 0 0: P0_2 assigned | |
| | | | Other than above: Do not set. | |
| b3 | _ | Nothing is assigned. If necessary, set | o 0. When read, the content is 0. | _ |
| b4 | TRCIOBSEL0 | TRCIOB pin select bit | 66 b5 b4 | R/W |
| b5 | TRCIOBSEL1 | | 0 0 0: TRCIOB pin not used 0 0 1: P1_2 assigned | R/W |
| b6 | TRCIOBSEL2 | | 0 1 0: P0_3 assigned | R/W |
| | | | 0 1 1: P0_4 assigned | |
| | | | 1 0 0: P0_5 assigned | |
| | | | 1 0 1: P2_0 assigned | |
| | | | Other than above: Do not set. | |
| b7 | _ | Nothing is assigned. If necessary, set | o 0. When read, the content is 0. | _ |

The TRCPSR0 register selects which pin is assigned to the timer RC I/O. To use the I/O pin for timer RC, set this register.

Set the TRCPSR0 register before setting the timer RC associated registers. Also, do not change the setting value in this register during timer RC operation.

Timer RC Pin Select Register 1 (TRCPSR1) 7.4.6

| Address | 0183n | | | | | | | |
|-------------|-------|------------|------------|------------|----|------------|------------|------------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | | TRCIODSEL2 | TRCIODSEL1 | TRCIODSEL0 | _ | TRCIOCSEL2 | TRCIOCSEL1 | TRCIOCSEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W | | | |
|-----|------------|---|---|-----|--|--|--|
| b0 | TRCIOCSEL0 | TRCIOC pin select bit | b2 b1 b0 | R/W | | | |
| b1 | TRCIOCSEL1 | | 0 0 0: TRCIOC pin not used 0 0 1: P1_3 assigned | R/W | | | |
| b2 | TRCIOCSEL2 | | 0 1 0: P1_3 assigned 0 1 0: P3_4 assigned 0 1 1: P0_7 assigned 1 0 0: P2_1 assigned Other than above: Do not set. | R/W | | | |
| b3 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | | | | |
| b4 | TRCIODSEL0 | TRCIOD pin select bit | b6 b5 b4 | R/W | | | |
| b5 | TRCIODSEL1 | | 0 0 0: TRCIOD pin not used 0 0 1: P1_0 assigned | R/W | | | |
| b6 | TRCIODSEL2 | | 0 1 0: P3_5 assigned 0 1 1: P0_6 assigned 1 0 0: P2_2 assigned Other than above: Do not set. | R/W | | | |
| b7 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ | | | |

The TRCPSR1 register selects which pin is assigned to the timer RC I/O. To use the I/O pin for timer RC, set this register.

Set the TRCPSR1 register before setting the timer RC associated registers. Also, do not change the setting value in this register during timer RC operation.

7.4.7 UARTO Pin Select Register (U0SR)

| Address (| 7188N | | | | | | | |
|-------------|-------|----|----|----------|----|----------|----|----------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | _ | _ | CLK0SEL0 | _ | RXD0SEL0 | _ | TXD0SEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W | | | | | |
|-----|----------|---|---|-----|--|--|--|--|--|
| b0 | TXD0SEL0 | TXD0 pin select bit | 0: TXD0 pin not used | R/W | | | | | |
| | | | 1: P1_4 assigned | | | | | | |
| b1 | _ | Nothing is assigned. If necessary, set t | thing is assigned. If necessary, set to 0. When read, the content is 0. | | | | | | |
| b2 | RXD0SEL0 | RXD0 pin select bit | 0: RXD0 pin not used | R/W | | | | | |
| | | | 1: P1_5 assigned | | | | | | |
| b3 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | | | | | | |
| b4 | CLK0SEL0 | CLK0 pin select bit | 0: CLK0 pin not used | R/W | | | | | |
| | | | 1: P1_6 assigned | | | | | | |
| b5 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 0. | | | | | | |
| b6 | _ | | | | | | | | |
| b7 | _ | | | | | | | | |

The UOSR register selects which pin is assigned to the UARTO I/O. To use the I/O pin for UARTO, set this register.

Set the UOSR register before setting the UART0 associated registers. Also, do not change the setting value in this register during UART0 operation.

7.4.8 UART1 Pin Select Register (U1SR)

Address 0189h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----------|----|----------|----|----------|
| Symbol | _ | _ | _ | CLK1SEL0 | _ | RXD1SEL0 | _ | TXD1SEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|----------|--|------------------------------------|-----|
| b0 | TXD1SEL0 | TXD1 pin select bit | 0: TXD1 pin not used | R/W |
| | | | 1: P0_1 assigned | |
| b1 | _ | Reserved bit | Set to 0. | R/W |
| b2 | RXD1SEL0 | RXD1 pin select bit | 0: RXD1 pin not used | R/W |
| | | | 1: P0_2 assigned | |
| b3 | _ | Reserved bit | Set to 0. | R/W |
| b4 | CLK1SEL0 | CLK1 pin select bit | 0: CLK1 pin not used | R/W |
| | | | 1: P0_3 assigned | |
| b5 | _ | Reserved bit | Set to 0. | R/W |
| b6 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |
| b7 | _ | | | |

The U1SR register selects which pin is assigned to the UART1 I/O. To use the I/O pin for UART1, set this register.

Set the U1SR register before setting the UART1 associated registers. Also, do not change the setting value in this register during UART1 operation.

UART2 Pin Select Register 0 (U2SR0) 7.4.9

| Address | 018AN | | | | | | | |
|-------------|-------|----|----------|----------|----|----|----------|----------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | _ | RXD2SEL1 | RXD2SEL0 | _ | _ | TXD2SEL1 | TXD2SEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W | | | | |
|----------|----------------------|---|---|------------|--|--|--|--|
| b0 b1 | TXD2SEL0 TXD2SEL1 | TXD2/SDA2 pin select bit | 0 0: TXD2/SDA2 pin not used 0 1: P3_7 assigned 1 0: P3_4 assigned 1 1: Do not set. | R/W R/W | | | | |
| b2 | _ | Reserved bit | Set to 0. | R/W | | | | |
| b3 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | | | | | |
| b4 | RXD2SEL0 | RXD2/SCL2 pin select bit | b5 b4 0 0: RXD2/SCL2 pin not used | R/W | | | | |
| b5 | RXD2SEL1 | | 0 1: P3_4 assigned 1 0: P3_7 assigned 1 1: P4_5 assigned | R/W | | | | |
| b6 | _ | Reserved bit | Set to 0. | R/W | | | | |
| b7 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | | | | | |

The U2SR0 register selects which pin is assigned to the UART2 I/O. To use the I/O pin for UART2, set this register.

Set the U2SR0 register before setting the UART2 associated registers. Also, do not change the setting value in this register during UART2 operation.

7.4.10 **UART2 Pin Select Register 1 (U2SR1)**

Address 018Bh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----------|----|----|----|----------|
| Symbol | _ | _ | _ | CTS2SEL0 | _ | _ | _ | CLK2SEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W | | | |
|-----|----------|---|---------------------------|-----|--|--|--|
| b0 | CLK2SEL0 | CLK2 pin select bit | 0: CLK2 pin not used | R/W | | | |
| | | | 1: P3_5 assigned | | | | |
| b1 | _ | Reserved bit | Set to 0. | R/W | | | |
| b2 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | | | | |
| b3 | _ | | | | | | |
| b4 | CTS2SEL0 | CTS2/RTS2 pin select bit | 0: CTS2/RTS2 pin not used | R/W | | | |
| | | · | 1: P3_3 assigned | | | | |
| b5 | _ | Reserved bit | Set to 0. | R/W | | | |
| b6 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | | | | |
| b7 | _ | Reserved bit | Set to 0. | R/W | | | |

The U2SR1 register selects which pin is assigned to the UART2 I/O. To use the I/O pin for UART2, set this

Set the U2SR1 register before setting the UART2 associated registers. Also, do not change the setting value in this register during UART2 operation.

7.4.11 SSU/IIC Pin Select Register (SSUIICSR)

| Address | 018Ch | | | | | | | |
|-------------|-------|----|----|----|----|----|----|--------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | _ | _ | _ | _ | | _ | IICSEL |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|---|-----|
| b0 | IICSEL | SSU/I ² C bus switch bit | 0: SSU function selected | R/W |
| | | | 1: I ² C bus function selected | |
| b1 | _ | Reserved bit | Set to 0. | R/W |
| b2 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 0. | _ |
| b3 | _ | | | |
| b4 | _ | Reserved bits | Set to 0. | R/W |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

7.4.12 INT Interrupt Input Pin Select Register (INTSR)

Address 018Eh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----------|----------|----------|----|
| Symbol | _ | _ | _ | _ | INT1SEL2 | INT1SEL1 | INT1SEL0 | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W | | | | |
|-----|----------|--|---|-----|--|--|--|--|
| b0 | | | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | | | | |
| b1 | INT1SEL0 | INT1 pin select bit | b3 b2 b1 0 0 0: P1_7 assigned | R/W | | | | |
| b2 | INT1SEL1 | | 0 0 1: P1_5 assigned | | | | | |
| b3 | INT1SEL2 | | 0 1 0: P2_0 assigned | R/W | | | | |
| | | | Other than above: Do not set. | | | | | |
| b4 | _ | Reserved bit | Set to 0. | R/W | | | | |
| b5 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 0. | | | | | |
| b6 | _ | Reserved bits | Set to 0. | R/W | | | | |
| b7 | _ | | | | | | | |

The INTSR register selects which pin is assigned to the $\overline{INT1}$ input. To use $\overline{INT1}$, set this register. Set the INTSR register before setting the $\overline{INT1}$ associated registers. Also, do not change the setting values in this register during $\overline{INT1}$ operation.

Pull-Up Control Register 0 (PUR0) 7.4.13

Address 01E0h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|------|------|----|------|------|------|------|------|
| Symbol | PU07 | PU06 | _ | PU04 | PU03 | PU02 | PU01 | PU00 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--------------------------|-----------------------------|-----|
| b0 | PU00 | P0_0 to P0_3 pull-up | 0: Not pulled up | R/W |
| b1 | PU01 | P0_4 to P0_7 pull-up | 1: Pulled up ⁽¹⁾ | R/W |
| b2 | PU02 | P1_0 to P1_3 pull-up | | R/W |
| b3 | PU03 | P1_4 to P1_7 pull-up | | R/W |
| b4 | PU04 | P2_0 to P2_2 pull-up | | R/W |
| b5 | _ | Reserved bit | Set to 0. | R/W |
| b6 | | P3_1, P3_3 pull-up | 0: Not pulled up | R/W |
| b7 | PU07 | P3_4, P3_5, P3_7 pull-up | 1: Pulled up ⁽¹⁾ | R/W |

Note:

1. When this bit is set to 1 (pulled up), the pin whose port direction bit is set to 0 (input mode) is pulled up.

For ports set to output as I/O pins for peripheral functions, the setting values in the PUR0 register are invalid and no pull-up resistor is connected.

Pull-Up Control Register 1 (PUR1) 7.4.14

Address 01E1h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|----|------|----|
| Symbol | _ | _ | _ | _ | _ | _ | PU11 | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W | | |
|-----|--------|---------------------------------------|--|-----|--|--|
| b0 | _ | Reserved bit | Set to 0. | R/W | | |
| b1 | PU11 | P4_5 to P4_7 pull-up | 0: Not pulled up 1: Pulled up ⁽¹⁾ | R/W | | |
| b2 | _ | Reserved bits | Set to 0. | R/W | | |
| b3 | _ | | | | | |
| b4 | _ | | | | | |
| b5 | _ | | | | | |
| b6 | _ | Nothing is assigned. If necessary, se | othing is assigned. If necessary, set to 0. When read, the content is undefined. | | | |
| b7 | _ | | | | | |

Note:

1. When this bit is set to 1 (pulled up), the pin whose port direction bit is set to 0 (input mode) is pulled up.

For ports set to output as I/O pins for peripheral functions, the setting values in the PUR1 register are invalid and no pull-up resistor is connected.

Port P1 Drive Capacity Control Register (P1DRR) 7.4.15

Address 01F0h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|-------------|--------|--------|--------|--------|--------|--------|--------|--------|--|
| Symbol | P1DRR7 | P1DRR6 | P1DRR5 | P1DRR4 | P1DRR3 | P1DRR2 | P1DRR1 | P1DRR0 | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| | Bit | Symbol | Bit Name | Function | R/W |
|---|-----|--------|---------------------|------------------------|-----|
| Ī | b0 | | P1_0 drive capacity | 0: Low | R/W |
| | b1 | | P1_1 drive capacity | 1: High ⁽¹⁾ | R/W |
| | b2 | P1DRR2 | P1_2 drive capacity | | R/W |
| | b3 | P1DRR3 | P1_3 drive capacity | | R/W |
| | b4 | P1DRR4 | P1_4 drive capacity | | R/W |
| | b5 | P1DRR5 | P1_5 drive capacity | | R/W |
| | b6 | | P1_6 drive capacity | | R/W |
| | b7 | P1DRR7 | P1_7 drive capacity | | R/W |

Note:

1. Both "H" and "L" output are set to high drive capacity.

The P1DRR register selects whether the drive capacity of the P1 output transistor is set to low or high. The P1DRRi bit (i = 0 to 7) is used to select whether the drive capacity of the output transistor is set to low or high for each pin.

Port P2 Drive Capacity Control Register (P2DRR) 7.4.16

Address 01F1h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|--------|--------|--------|
| Symbol | _ | _ | _ | _ | _ | P2DRR2 | P2DRR1 | P2DRR0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---------------------|------------------------|-----|
| b0 | P2DRR0 | P2_0 drive capacity | 0: Low | R/W |
| b1 | P2DRR1 | P2_1 drive capacity | 1: High ⁽¹⁾ | R/W |
| b2 | P2DRR2 | P2_2 drive capacity | | R/W |
| b3 | _ | Reserved bits | Set to 0. | R/W |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Note:

1. Both "H" and "L" output are set to high drive capacity.

The P2DRR register selects whether the drive capacity of the P2_0 to P2_2 output transistor is set to low or high. The P2DRRi bit (i = 0 to 2) is used to select whether the drive capacity of the output transistor is set to low or high for each pin.

7.4.17 Drive Capacity Control Register 0 (DRR0)

Address 01F2h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-------|-------|----|----|----|----|-------|-------|
| Symbol | DRR07 | DRR06 | _ | _ | _ | _ | DRR01 | DRR00 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | | | |
|-----|--------|--|--|-----|--|--|
| b0 | DRR00 | P0_0 to P0_3 drive capacity | 0: Low | R/W | | |
| b1 | DRR01 | P0_4 to P0_7 drive capacity | 1: High ⁽¹⁾ | R/W | | |
| b2 | _ | Nothing is assigned. If necessary, set t | hing is assigned. If necessary, set to 0. When read, the content is 0. | | | |
| b3 | _ | | | | | |
| b4 | _ | | | | | |
| b5 | _ | | | | | |
| b6 | | -= , -= | 0: Low | R/W | | |
| b7 | DRR07 | P3_4, P3_5, P3_7 drive capacity | 1: High ⁽¹⁾ | R/W | | |

Note:

DRR00 Bit (P0_0 to P0_3 drive capacity)

The DRR00 bit selects whether the drive capacity of the P0_0 to P0_3 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

DRR01 Bit (P0_4 to P0_7 drive capacity)

The DRR01 bit selects whether the drive capacity of the P0_4 to P0_7 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

DRR06 Bit (P3_1, P3_3 drive capacity)

The DRR06 bit selects whether the drive capacity of the P3_1, P3_3 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for two pins.

DRR07 Bit (P3_4, P3_5, P3_7 drive capacity)

The DRR07 bit selects whether the drive capacity of the P3_4, P3_5, P3_7 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for three pins.

^{1.} Both "H" and "L" output are set to high drive capacity.

Drive Capacity Control Register 1 (DRR1) 7.4.18

| Address | 01F3h | | | | | | | | |
|-------------|-------|----|----|----|----|----|-------|----|---|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | _ | _ | _ | | _ | _ | DRR11 | _ | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | _ |

| Bit | Symbol | Bit Name | Function | R/W | |
|-----|--------|--|---|-----|--|
| b0 | _ | Reserved bit | Set to 0. | R/W | |
| b1 | DRR11 | P4_5 to P4_7 drive capacity | 0: Low | R/W | |
| | | | 1: High ⁽¹⁾ | | |
| b2 | _ | othing is assigned. If necessary, set to 0. When read, the content is 0. | | | |
| b3 | _ | Reserved bits | Set to 0. | R/W | |
| b4 | _ | | | | |
| b5 | _ | | | | |
| b6 | _ | Nothing is assigned. If necessary, set t | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | |
| b7 | _ | | | | |

Note:

DRR11 Bit (P4_5 to P4_7 drive capacity)

The DRR11 bit selects whether the drive capacity of the P4_5 to P4_7 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

^{1.} Both "H" and "L" output are set to high drive capacity.

7.4.19 Input Threshold Control Register 0 (VLT0)

| Address 01F5h | | | | | | | | | |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|--|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | VLT07 | VLT06 | VLT05 | VLT04 | VLT03 | VLT02 | VLT01 | VLT00 | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| Bit | Symbol | Bit Name | Function | R/W |
|----------|----------------|---|--|------------|
| b0 b1 | VLT00 VLT01 | P0 input level select bit | b1 b0 0 0: 0.50 × VCC 0 1: 0.35 × VCC 1 0: 0.70 × VCC 1 1: Do not set. | R/W R/W |
| b2 b3 | VLT02 VLT03 | P1 input level select bit | b3 b2 0 0: 0.50 × VCC 0 1: 0.35 × VCC 1 0: 0.70 × VCC 1 1: Do not set. | R/W R/W |
| b4 b5 | VLT04 VLT05 | P2_0 to P2_2 input level select bit | b5 b4 0 0: 0.50 × VCC 0 1: 0.35 × VCC 1 0: 0.70 × VCC 1 1: Do not set. | R/W R/W |
| b6 b7 | VLT06 VLT07 | P3_1, P3_3 to P3_5, P3_7 input level select bit | b7 b6 0 0: 0.50 × VCC 0 1: 0.35 × VCC 1 0: 0.70 × VCC 1 1: Do not set. | R/W R/W |

The VLT0 register selects the voltage level of the input threshold values for ports P0, P1, P2_0 to P2_2, P3_1, P3_3 to P3_5, P3_7. Bits VLT00 to VLT07 are used to select the input threshold values among three voltage levels (0.35 VCC, 0.50 VCC, and 0.70 VCC).

R8C/33A Group 7. I/O Ports

7.4.20 Input Threshold Control Register 1 (VLT1)

| Address | 01F6h | | | | | | | |
|-------------|-------|----|----|----|----|----|-------|-------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | _ | | _ | | | VLT11 | VLT10 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--|-----|
| b0 | VLT10 | P4_2, P4_5 to P4_7 input level select | b1 b0 0 0: 0.50 × VCC | R/W |
| b1 | VLT11 | bit | 0 1: 0.35 × VCC 1 0: 0.70 × VCC 1 1: Do not set. | R/W |
| b2 | _ | Reserved bits | Set to 0. | R/W |
| b3 | _ | | | |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 0. | _ |
| b7 | _ | | | |

The VLT1 register selects the voltage level of the input threshold values for ports P4_2 and P4_5 to P4_7. Bits VLT10 to VLT15 are used to select the input threshold values among three voltage levels (0.35 VCC, 0.50 VCC, and 0.70 VCC).

7. I/O Ports R8C/33A Group

7.5 **Port Settings**

Tables 7.4 to 7.36 list the port settings.

Table 7.4 Port P0_0/AN7/TRCIOA/TRCTRG

| Register | PD0 | | Α | DINSE | EL | | TF | RCPSF | ₹0 | Timer RC Setting | |
|----------|-------|---|----|-------|-----|-----|------|-----------------|------|---|-------------------------------|
| Bit | PD0 0 | | СН | | ADG | SEL | TR | TRCIOASEL 2 1 0 | | | Function |
| DIL | PD0_0 | 2 | 1 | 0 | 1 | 0 | 2 | | | | |
| | 0 | Х | Х | Х | Х | Х | Othe | r than | 010b | X | Input port (1) |
| | 1 | Χ | Х | Х | Х | Χ | Othe | r than | 010b | X | Output port (2) |
| Setting | 0 | 1 | 1 | 1 | 0 | 0 | Othe | r than | 010b | X | A/D converter input (AN7) (1) |
| Value | 0 | Х | Х | Х | Х | Х | 0 | | | Refer to Table 7.33 TRCIOA Pin Setting | TRCIOA input (1) |
| | Х | Х | Х | Х | Х | Х | 0 | 1 | 0 | Refer to Table 7.33 TRCIOA Pin Setting | TRCIOA output (2) |

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU00 bit in the PUR0 register to 1.
- Output drive capacity high by setting the DRR00 bit in the DRR0 register to 1.

Table 7.5 Port P0_1/AN6/TXD1/TRCIOA/TRCTRG

| Register | PD0 | | F | IID | NSEL | | U1SR | L | J1M | R | TR | RCPS | R0 | Timer RC Setting | |
|----------|-------|---|----|-----|------|-----|----------|---|-----|---|-----|----------------|-----|--|-------------------------------|
| Bit | PD0_1 | | СН | | ADG | SEL | TXD1SEL0 | , | SME |) | TRO | CIOA | SEL | | Function |
| DIL | FD0_1 | 2 | 1 | 0 | 1 | 0 | INDISELU | 2 | 1 | 0 | 2 | 1 | 0 | _ | |
| | 0 | Х | Х | Х | Х | Х | 0 | Х | Х | Х | | her th 011b | | Х | Input port (1) |
| | 1 | Х | Х | Х | Х | Х | 0 | Х | Х | Х | | her th 011b | | Х | Output port (2) |
| | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Х | Х | Х | | her th 011b | | Х | A/D converter input (AN6) (1) |
| Setting | | | | | | | | 0 | | 1 | | | | | |
| Value | × | Х | Х | Х | X | X | 1 | | 0 | 0 | Х | Х | Х | X | TXD1 output (2, 3) |
| | _ ^ | ^ | ^ | ^ | ^ | ^ | ' | 1 | | 1 | | ^ | ^ | ^ | TAD Fourput (=, =) |
| | | | | | | | | | 1 | 0 | | | | | |
| | 0 | Х | Х | Х | Х | Х | 0 | х | х | Х | 0 | 1 | 1 | Refer to Table 7.33 TRCIOA Pin Setting | TRCIOA input (1) |
| | Х | Х | Х | Х | Х | Х | 0 | Х | Х | Х | 0 | 1 | 1 | Refer to Table 7.33 TRCIOA Pin Setting | TRCIOA output (2) |

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU00 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR00 bit in the DRR0 register to 1.
- 3. N-channel open-drain output by setting the NCH bit in the U1C0 register to 1.

Table 7.6 Port P0_2/AN5/RXD1/TRCIOA/TRCTRG

| Register | PD0 | | Α | DIN | SEL | | U1SR | TF | RCPSI | ₹0 | Timer RC Setting | |
|----------|-------|---|----|-----|-----|-----|----------|------|--------|------|--|-------------------------------|
| Bit | PD0_2 | | СН | | ADG | SEL | RXD1SEL0 | TR | CIOAS | SEL | | Function |
| Dit | FD0_2 | 2 | 1 | 0 | 1 | 0 | KADISELU | 2 | 1 | 0 | _ | |
| | 0 | Χ | Χ | Χ | Х | Х | Х | Othe | r than | 100b | X | Input port (1) |
| | 1 | Χ | Χ | Χ | Х | Х | Х | Othe | r than | 100b | X | Output port (2) |
| | 0 | 1 | 0 | 1 | 0 | 0 | 0 | Othe | r than | 100b | X | A/D converter input (AN5) (1) |
| Setting | 0 | Χ | Χ | Χ | Х | Х | 1 | Othe | r than | 100b | X | RXD1 input (1) |
| Value | 0 | Х | Х | Х | Х | Х | Х | 1 | 0 | 0 | Refer to Table 7.33 TRCIOA Pin Setting | TRCIOA input (1) |
| | Х | Х | Х | Х | Х | Х | Х | 1 | 0 | 0 | Refer to Table 7.33 TRCIOA Pin Setting | TRCIOA output (2) |

X: 0 or 1

- 1. Pulled up by setting the PU00 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR00 bit in the DRR0 register to 1.

Table 7.7 Port P0_3/AN4/CLK1/TRCIOB

| Register | PD0 | | - | ٩D | INSEL | - | U1SR | | | U1 | 1 N | ЛR | TR | CPS | R0 | Timer RC Setting | |
|------------------|-------|---|----|----|-------|-----|----------|---|---|----|-----|-------|-----|----------------|-----|---|----------------------------------|
| Bit | PD0 3 | | CH | 1 | ADG | SEL | CLK1SEL0 | S | M | | Ι. | CKDIR | TRO | CIOBS | SEL | | Function |
| Dit | FD0_3 | 2 | 1 | 0 | 1 | 0 | CLKISELU | 2 | 1 | 0 | 7 | CKDIK | 2 | 1 | 0 | _ | |
| | 0 | х | X | Х | Х | Х | 0 | Х | Х | Х | (| Х | | ner th 010b | | Х | Input port (1) |
| | 1 | Х | Χ | Х | Х | Х | 0 | Х | Х | X | (| Х | | ner th 010b | | Х | Output port (2) |
| | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Х | Х | Х | (| Х | | ner th 010b | | Х | A/D converter input (AN4) (1) |
| Setting Value | 0 | Х | Χ | х | Х | Х | 1 | Х | Х | Х | (| 1 | Х | Х | Х | Х | CLK1 (external clock) input (1) |
| | Х | Х | Χ | х | Х | Х | 1 | 0 | 0 | 1 | | 0 | Х | Х | Х | Х | CLK1 (internal clock) output (2) |
| | 0 | Х | X | х | Х | Х | 0 | Х | Х | Х | (| Х | 0 | 1 | 0 | Refer to Table 7.34 TRCIOB Pin Setting | TRCIOB input (1) |
| | Х | Χ | Χ | Х | X | Х | 0 | Х | Х | X | (| Х | 0 | 1 | 0 | Refer to Table 7.34 TRCIOB Pin Setting | TRCIOB output (2) |

X: 0 or 1 Notes:

- 1. Pulled up by setting the PU00 bit in the PUR0 register to 1.
- Output drive capacity high by setting the DRR00 bit in the DRR0 register to 1.

Table 7.8 Port P0_4/AN3/TREO/TRCIOB

| Register | PD0 | | Al | DINS | EL | | TRECR1 | TF | RCPS | R0 | Timer RC Setting | |
|----------|-------|---|----|------|-----|-----|---------|----|---|-------------------|---|-------------------------------|
| Bit | PD0 4 | | СН | | ADG | SEL | TOENA | TR | CIOB | SEL | | Function |
| DIL | PD0_4 | 2 | 1 | 0 | 1 | 0 | IOENA | 2 | 1 | 0 | _ | |
| | 0 | Х | Х | Х | Х | Х | 0 | Ot | her th 011b | | Х | Input port (1) |
| | 1 | Х | Х | Х | Х | Х | 0 | Ot | her th 011b | | Х | Output port (2) |
| Setting | 0 | 0 | 1 | 1 | 0 | 0 | 0 | Ot | her th 011b | | Х | A/D converter input (AN3) (1) |
| Value | Х | Х | Х | Х | Х | Х | 1 | Ot | her th 011b | | Х | TREO output (2) |
| | 0 | Х | Х | Х | Х | Х | Х | 0 | 1 | 1 | Refer to Table 7.34 TRCIOB Pin Setting | TRCIOB input (1) |
| | Х | Х | Х | Х | Х | Х | X 0 1 1 | | Refer to Table 7.34 TRCIOB Pin Setting | TRCIOB output (2) | | |

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU01 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR01 bit in the DRR0 register to 1.

Table 7.9 Port P0_5/AN2/TRCIOB

| Register | PD0 | | Α | DINSE | L | | TF | RCPSF | ₹0 | Timer RC Setting | |
|----------|-------|---|----|-------|-----|-----|-------|----------------|------|---|-------------------------------|
| Bit | PD0_5 | | CH | | ADG | SEL | TR | CIOBS | SEL | | Function |
| DIL | FD0_5 | 2 | 1 | 0 | 1 | 0 | 2 | 1 | 0 | | |
| | 0 | Х | Х | Х | Х | Χ | Othe | r than | 100b | X | Input port (1) |
| | 1 | Х | Х | Х | Х | Х | Othe | r than | 100b | X | Output port (2) |
| Setting | 0 | 0 | 1 | 0 | 0 | 0 | Othe | ther than 100b | | X | A/D converter input (AN2) (1) |
| Value | 0 | Х | Х | Х | Х | Х | 1 | 0 | 0 | Refer to Table 7.34 TRCIOB Pin Setting | TRCIOB input (1) |
| | Х | Х | Х | Х | Х | Х | 1 0 0 | | 0 | Refer to Table 7.34 TRCIOB Pin Setting | TRCIOB output (2) |

X: 0 or 1

- 1. Pulled up by setting the PU01 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR01 bit in the DRR0 register to 1.

Table 7.10 Port P0_6/AN1/DA0/TRCIOD

| Register | PD0 | | , | ADIN | ISEL | | DACON | TI | RCPSF | ₹1 | Timer RC Setting | |
|----------|-------|---|----|------|------|-----|-------|------|--------|------|---|--------------------------------|
| Bit | PD0 6 | | СН | | ADG | SEL | DA0E | TR | CIODS | SEL | | Function |
| Dit | FD0_0 | 2 | 1 | 0 | 1 | 0 | DAUL | 2 | 1 | 0 | _ | |
| | 0 | Χ | Χ | Χ | Х | Х | 0 | Othe | r than | 011b | X | Input port (1) |
| | 1 | Χ | Χ | Χ | Х | Х | 0 | Othe | r than | 011b | X | Output port (2) |
| | 0 | 0 | 0 | 1 | 0 | 0 | 0 | Othe | r than | 011b | X | A/D converter input (AN1) (1) |
| Setting | 0 | Χ | Χ | Χ | Х | Х | 1 | Othe | r than | 011b | X | D/A converter output (DA0) (1) |
| Value | 0 | Х | Х | Х | Х | Х | 0 | 0 | 1 | 1 | Refer to Table 7.36 TRCIOD Pin Setting | TRCIOD input ⁽¹⁾ |
| | Х | Х | Х | Х | Х | Χ | 0 | 0 | 1 | 1 | Refer to Table 7.36 TRCIOD Pin Setting | TRCIOD output (2) |

X: 0 or 1 Notes:

- 1. Pulled up by setting the PU01 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR01 bit in the DRR0 register to 1.

Table 7.11 Port P0_7/AN0/DA1/TRCIOC

| Register | PD0 | | | ADIN | SEL | | DACON | TI | RCPSF | ₹1 | Timer RC Setting | |
|----------|--------|---|----|------|-----|-----|----------------|------|--------|------|--|--------------------------------|
| Bit | PD0_7 | | СН | | ADG | SEL | DA1E TRCIOCSEL | | | EL | | Function |
| DIL | F D0_1 | 2 | 1 | 0 | 1 | 0 | DAIL | 2 | 1 | 0 | _ | |
| | 0 | Χ | Χ | Χ | Х | Х | 0 | Othe | r than | 011b | X | Input port (1) |
| | 1 | Χ | Χ | Χ | Х | Х | 0 | Othe | r than | 011b | X | Output port (2) |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Othe | r than | 011b | X | A/D converter input (AN0) (1) |
| Setting | 0 | Χ | Χ | Χ | Х | Х | 1 | Othe | r than | 011b | X | D/A converter output (DA1) (1) |
| Value | 0 | Х | Х | Х | Х | Х | 0 | 0 | 1 | 1 | Refer to Table 7.35 TRCIOC Pin Setting | TRCIOC input (1) |
| | Х | Х | Х | Х | Х | Х | 0 | 0 | 1 | 1 | Refer to Table 7.35 TRCIOC Pin Setting | TRCIOC output (2) |

X: 0 or 1 Notes:

- 1. Pulled up by setting the PU01 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR01 bit in the DRR0 register to 1.

Port P1_0/KI0/AN8/TRCIOD/LVCMP1 **Table 7.12**

| Register | PD1 | KIEN | | Α | VDIV | ISEL | | TF | RCPS | R1 | VCA2 | Timer RC Setting | |
|------------------|-------|--------|---|----|------|------|-----|-----------------|--------|------|-------|---|-------------------------------|
| Bit | PD1 0 | KI0EN | | СН | | ADG | SEL | TR | CIODS | SEL | VCA22 | | Function |
| DIL | רטו_ט | KIUEIN | 2 | 1 | 0 | 1 | 0 | 2 | 2 1 0 | | VCAZZ | | |
| | 0 | Х | Х | Х | Х | Х | Х | Othe | r than | 001b | Х | X | Input port (1) |
| | 1 | Х | Χ | Х | Х | Х | Х | Othe | r than | 001b | Х | X | Output port (2) |
| | 0 | 1 | Χ | Χ | Х | Χ | Χ | Othe | r than | 001b | Х | X | KI0 input (1) |
| Cattina | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Othe | r than | 001b | Х | X | A/D converter input (AN8) (1) |
| Setting Value | 0 | Х | Х | Х | Х | Х | Х | 0 | 0 | 1 | Х | Refer to Table 7.36 TRCIOD Pin Setting | TRCIOD input ⁽¹⁾ |
| | Х | Х | Х | Х | Х | Х | Х | 0 | 0 | 1 | Х | Refer to Table 7.36 TRCIOD Pin Setting | TRCIOD output (2) |
| | 0 | 0 | Х | Х | Х | Х | Х | Other than 001b | | 1 | Х | Comparator A1 input (LVCMP1) | |

- 1. Pulled up by setting the PU02 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P1DRR0 bit in the P1DRR register to 1.

Port P1_1/KI1/AN9/TRCIOA/TRCTRG/LVCMP2 **Table 7.13**

| Register | PD1 | KIEN | | Α | NID | ISEL | | TF | RCPS | R0 | VCA2 | Timer RC Setting | |
|------------------|---------|-------|---|----|-----|------|-----|------|--------|------|-------|---|-------------------------------|
| Bit | PD1 1 | KI1EN | | СН | | ADG | SEL | TR | CIOAS | SEL | VCA24 | | Function |
| DIL | ו_וטו_ו | KIIEN | 2 | 1 | 0 | 1 | 0 | 2 | 1 | 0 | VCA24 | _ | |
| | 0 | Х | Х | Х | Х | Х | Х | Othe | r than | 001b | Х | X | Input port (1) |
| | 1 | Х | Х | Х | Х | Х | Х | Othe | r than | 001b | Х | X | Output port (2) |
| | 0 | 1 | Х | Х | Х | Χ | Х | Othe | r than | 001b | Х | X | KI1 input ⁽¹⁾ |
| C-44: | 0 | 0 | 0 | 0 | 1 | 0 | 1 | Othe | r than | 001b | Х | X | A/D converter input (AN9) (1) |
| Setting Value | 0 | Х | Х | Х | Х | Х | Х | 0 | 0 | 1 | Х | Refer to Table 7.33 TRCIOA Pin Setting | TRCIOA input (1) |
| | Х | Х | Х | Х | Х | Х | Х | 0 | 0 | 1 | Х | Refer to Table 7.33 TRCIOA Pin Setting | TRCIOA output (2) |
| | 0 | 0 | Х | Х | Х | Х | Х | Othe | r than | 001b | 1 | Х | Comparator A2 input (LVCMP2) |

X: 0 or 1 Notes:

1. Pulled up by setting the PU02 bit in the PUR0 register to 1.

2. Output drive capacity high by setting the P1DRR1 bit in the P1DRR register to 1.

Table 7.14 Port P1_2/KI2/AN10/TRCIOB/LVREF

| Register | PD1 | KIEN | | A | NDIN | ISEL | | TF | RCPS | R0 | VC | A2 | Timer RC Setting | Function |
|------------------|-------|-------|---|----|------|------|---|------|--------|------|-------|-------|--|---|
| Bit | PD1_2 | KI2EN | _ | СН | | ADG | _ | | CIOB | | VCA21 | VCA23 | _ | Function |
| | | | 2 | 1 | 0 | 1 | 0 | 2 | 1 | 0 | | | | |
| | 0 | Х | Χ | Χ | Х | Χ | Х | Othe | r than | 001b | Х | X | X | Input port (1) |
| | 1 | Χ | Χ | Х | Х | Х | Х | Othe | r than | 001b | X | X | X | Output port (2) |
| | 0 | 1 | Χ | Χ | Х | Χ | Х | Othe | r than | 001b | Χ | Х | Х | KI2 input (1) |
| | 0 | 0 | 0 | 1 | 0 | 0 | 1 | Othe | r than | 001b | Х | Х | X | A/D converter input (AN10) (1) |
| Setting Value | 0 | Х | Х | Х | х | х | х | 0 | 0 | 1 | х | х | Refer to Table 7.34 TRCIOB Pin Setting | TRCIOB input (1) |
| value | X | х | Х | Х | х | х | х | 0 | 0 | 1 | Х | Х | Refer to Table 7.34 TRCIOB Pin Setting | TRCIOB output (2) |
| | 0 | 0 | Х | Х | Х | Х | Х | Othe | r than | 001b | 1 | Х | Х | Comparator A1 reference voltage input (LVREF) |
| V: 0 or 1 | 0 | 0 | Х | Х | Х | Х | Х | Othe | r than | 001b | Х | 1 | Х | Comparator A2 reference voltage input (LVREF) |

X: 0 or 1 Notes:

1. Pulled up by setting the PU02 bit in the PUR0 register to 1.

2. Output drive capacity high by setting the P1DRR2 bit in the P1DRR register to 1.

Port P1_3/KI3/AN11/TRCIOC/LVCOUT1 **Table 7.15**

| Register | PD1 | KIEN | | Α | NDI | ISEL | | TRBRCSR TRCPSR1 | | | | ACMR | Timer RB Setting | Timer RC Setting | |
|------------------|-------|--------|---|----|-----|------|-----|-----------------|-----|--------|------|---------|--|----------------------------|--------------------------------|
| Bit | PD1 3 | KI3EN | | СН | | ADG | SEL | TRBOSEL0 | TRO | CIOC | SEL | CM10E | | | Function |
| Dit | FD1_3 | KISLIN | 2 | 1 | 0 | 1 | 0 | INDOSELU | 2 | 1 | 0 | CIVITOL | _ | | |
| | | | | | | | | 1 | Ot | her th | nan | | X | | |
| | 0 | Х | Х | Х | Х | Х | Х | × | | 001b | | 0 | Other than TRBO usage conditions | Х | Input port (1) |
| | | | | | | | | 1 | Ot | her th | nan. | | Х | | |
| | 1 | Х | Х | Х | Х | Х | Х | Х | | 001b | | 0 | Other than TRBO usage conditions | Х | Output port (2) |
| | | | | | | | | 1 | O+ | her th | an | | X | | |
| | 0 | 1 | Х | Х | Х | Х | Х | Х | | 001b | | 0 | Other than TRBO usage conditions | Х | KI3 input ⁽¹⁾ |
| | | | | | | | | 1 | Ot | her th | an | | X | | A/D converter |
| Setting Value | 0 | 0 | 0 | 1 | 1 | 0 | 1 | × | | 001b | | 0 | Other than TRBO usage conditions | Х | input (AN11) (1) |
| | Х | X | Х | Х | х | Х | Х | 0 | Х | х | Х | 0 | Refer to Table 7.32 TRBO Pin Setting | Х | TRBO output ⁽²⁾ |
| | | | | | | | | 1 | | | | | X | Refer to Table | |
| | 0 | Х | Х | Х | Х | Х | Х | Х | 0 | 0 | 1 | 0 | Other than TRBO usage conditions | 7.34 TRCIOB Pin Setting | TRCIOC input (1) |
| | | | | | | | | 1 | | | | | X | Refer to Table | |
| | Х | Х | Х | Х | Х | Х | Х | Х | 0 | 0 | 1 | 0 | Other than TRBO usage conditions | 7.34 TRCIOB Pin Setting | TRCIOC output (2) |
| V: 0 4 | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | 1 | Х | Х | Comparator A1 output (LVCOUT1) |

X: 0 or 1

Table 7.16 Port P1_4/TXD0/TRCCLK

| Register | PD1 | U0SR | | U1MR | | TRBF | RCSR | - | TRCCR' | | |
|-----------|-------|----------|---|------|---|------|-------|---|--------|-----|--------------------|
| Bit | PD1 4 | TXD0SEL0 | | SMD | | TRCC | LKSEL | | TCK | | Function |
| ы | FD1_4 | TADOSELO | 2 | 1 | 0 | 1 | 0 | 2 | 1 | 0 | |
| | 0 | 0 | Χ | Х | Χ | Х | Χ | Χ | Χ | Х | Input port (1) |
| | 1 | 0 | Χ | Х | Х | Х | Χ | Χ | Χ | Х | Output port (2) |
| Setting | | | 0 | | 1 | | | | | | |
| Value | X | 1 | | 0 | 0 | X | Х | Х | Х | X | TXD0 output (2, 3) |
| | ^ | ' | 1 | | 1 | _ ^ | ^ | ^ | ^ | _ ^ | |
| | | | | 1 | 0 | | | | | | |
| | 0 | 0 | X | Х | Χ | 0 | 1 | 1 | 0 | 1 | TRCCLK input (1) |
| X: 0 or 1 | | | | | | | | | | | |

Notes:

1. Pulled up by setting the PU03 bit in the PUR0 register to 1.

- 2. Output drive capacity high by setting the P1DRR4 bit in the P1DRR register to 1.
- 3. N-channel open-drain output by setting the NODC bit in the U0C0 register to 1.

Pulled up by setting the PU02 bit in the PUR0 register to 1.

Output drive capacity high by setting the P1DRR3 bit in the P1DRR register to 1.

Table 7.17 Port P1_5/RXD0/TRAIO/INT1

| Register | PD1 | U0SR | TRA | ASR | TRAIOC | Т | RAM | R | I | NTSF | ₹ | INTEN | INTCMP | |
|----------|-------|----------|----------|---------|--------|---|--------|---|----|------|----|---------|---------|-----------------------------------|
| Bit | PD1 5 | RXD0SEL0 | TRAI | OSEL | TOPCR | 7 | MOI |) | IN | T1SE | ΕL | INT1EN | INT1CP0 | Function |
| Dit | FD1_3 | KADOSELO | 1 | 0 | TOPON | 2 | 1 | 0 | 2 | 1 | 0 | INTILIN | INTICEO | |
| | 0 | Х | Other th | nan 10b | Х | Χ | Χ | Х | Χ | Х | Χ | Х | Х | Input port (1) |
| | 1 | Х | Other th | nan 10b | Х | Χ | Χ | Χ | Χ | Χ | Χ | Х | Х | Output port (2) |
| | 0 | 1 | Other th | nan 10b | Х | Χ | Χ | Χ | Χ | Χ | Χ | Х | Х | RXD0 input (1) |
| Setting | 0 | X | 1 | 0 | 0 | | ner th | - | Х | Х | Х | Х | Х | TRAIO input (1) |
| Value | 0 | X | Other th | nan 10b | Х | Х | Х | Х | 0 | 0 | 1 | 1 | 0 | INT1 input (1) |
| | 0 | Х | 1 | 0 | 0 | | ner th | | 0 | 0 | 1 | 1 | 0 | TRAIO/INT1 input (1) |
| | Х | Х | 1 | 0 | 0 | 0 | 0 | 1 | Х | Х | Х | Х | Х | TRAIO pulse output ⁽²⁾ |

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU03 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P1DRR5 bit in the P1DRR register to 1.

Port P1_6/CLK0/IVREF1/LVCOUT2 **Table 7.18**

| Register | PD1 | U0SR | | L | JOMR | | INTCMP | ACMR | |
|----------|-------|----------|---|-----|------|-------|---------|---------|--|
| Bit | PD1 6 | CLK0SEL0 | | SMD | | CKDIR | INT1CP0 | CM10E | Function |
| DIL | רטו_0 | CLNOSLLO | 2 | 1 | 0 | CKDIK | INTICEO | CIVITOL | |
| | 0 | 0 | Χ | Χ | Χ | Χ | Χ | 0 | Input port (1) |
| | 1 | 0 | Х | Х | Х | Х | X | 0 | Output port (2) |
| Setting | 0 | 1 | Х | Х | Х | 1 | Х | 0 | CLK0 (external clock) input (1) |
| Value | Х | 1 | 0 | 0 | 1 | 0 | Х | 0 | CLK0 (internal clock) output (2) |
| | 0 | 0 | Χ | Х | Х | Х | 1 | 0 | Comparator B1 reference voltage input (IVREF1) |
| | Х | Х | Х | Х | Х | X | Х | 1 | Comparator A2 output (2) |

X: 0 or 1 Notes:

- 1. Pulled up by setting the PU03 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P1DRR6 bit in the P1DRR register to 1.

Port P1_7/INT1/TRAIO/IVCMP1 **Table 7.19**

| Register | PD1 | TRA | ASR | TRAIOC | Т | RAM | R | I | NTSF | 3 | INTEN | INTCMP | |
|------------------|-------|----------|---------|--------|---|------------------|---|----|-------|----|---------|----------|------------------------------|
| Bit | PD1 5 | TRAI | OSEL | TOPCR | 7 | IOM |) | IN | IT1SE | ΞL | INT1EN | INT1CP0 | Function |
| DIL | PD1_3 | 1 | 0 | TOPCK | 2 | 1 | 0 | 2 | 1 | 0 | IINTIEN | INT ICPU | |
| | 0 | Other th | nan 01b | Х | Χ | Χ | Х | Х | Χ | Χ | Х | Х | Input port (1) |
| | 1 | Other th | nan 01b | Х | Χ | Χ | Х | Х | Χ | Χ | Х | Х | Output port (2) |
| | 0 | 0 | 1 | 0 | | ner th 0b, 00 | | Х | Х | Х | Х | Х | TRAIO input (1) |
| Setting Value | 0 | Other th | nan 01b | Х | Х | Х | Х | 0 | 0 | 0 | 1 | 0 | INT1 input ⁽¹⁾ |
| | 0 | 0 | 1 | 0 | | ner th 0b, 00 | | 0 | 0 | 0 | 1 | 0 | TRAIO/INT1 input (1) |
| | Х | 0 | 1 | 0 | 0 | 0 | 1 | Χ | Χ | Χ | Х | Х | TRAIO pulse output (2) |
| | 0 | Other th | nan 01b | X | Χ | Χ | Χ | Χ | Χ | Χ | 1 | 1 | Comparator B1 input (IVCMP1) |

X: 0 or 1

- 1. Pulled up by setting the PU03 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P1DRR7 bit in the P1DRR register to 1.

Port P2_0/INT1/TRCIOB **Table 7.20**

| Register | PD2 | | INTSR | | INTEN | INTCMP | TI | RCPSF | ₹0 | Timer RC Setting | |
|----------|-------|----|-------|---|----------|---------|------|--------|------|--|-------------------|
| Bit | PD2 0 | 11 | NT1SE | L | INT1EN | INT1CP0 | TR | CIOBS | SEL | | Function |
| ы | FD2_0 | 2 | 1 | 0 | IINTILIN | INTICEO | 2 | 1 | 0 | | |
| | 0 | Х | Х | Х | Х | Х | Othe | r than | 101b | X | Input port (1) |
| | 1 | Χ | Х | Х | Х | Х | Othe | r than | 101b | X | Output port (2) |
| Setting | 0 | 0 | 1 | 0 | 1 | 0 | Othe | r than | 101b | Х | INT1 input (1) |
| Value | 0 | Х | Х | Х | Х | Х | 1 | 0 | 1 | Refer to Table 7.34 TRCIOB Pin Setting | TRCIOB input (1) |
| | Х | Х | Х | Х | Х | Х | 1 | 0 | 1 | Refer to Table 7.34 TRCIOB Pin Setting | TRCIOB output (2) |

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU04 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P2DRR0 bit in the P2DRR register to 1.

Table 7.21 Port P2_1/TRCIOC

| Register | PD2 | Т | RCPSR | .1 | Timer RC Setting | |
|----------|-------|-----|-----------|------|--|-------------------|
| Bit | PD2 1 | TF | RCIOCS | EL | | Function |
| DIL | FDZ_I | 2 | 1 | 0 | _ | |
| | 0 | Oth | er than 1 | 100b | X | Input port (1) |
| Setting | 1 | Oth | er than 1 | 100b | X | Output port (2) |
| Value | 0 | 1 | 0 | 0 | Refer to Table 7.35 TRCIOC Pin Setting | TRCIOC input (1) |
| | Х | 1 | 0 | 0 | Refer to Table 7.35 TRCIOC Pin Setting | TRCIOC output (2) |

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU04 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P2DRR1 bit in the P2DRR register to 1.

Table 7.22 Port P2 2/TRCIOD

| Register | PD2 | Т | RCPSR | :1 | Timer RC Setting | |
|----------|-------|-----|-----------|------|--|-------------------|
| Bit | PD2 2 | TF | RCIODS | EL | | Function |
| Dit | FDZ_Z | 2 | 1 | 0 | _ | |
| | 0 | Oth | er than 1 | 100b | X | Input port (1) |
| Setting | 1 | Oth | er than 1 | 100b | X | Output port (2) |
| Value | 0 | 1 | 0 | 0 | Refer to Table 7.36 TRCIOD Pin Setting | TRCIOD input (1) |
| | Х | 1 | 0 | 0 | Refer to Table 7.36 TRCIOD Pin Setting | TRCIOD output (2) |

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU04 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P2DRR2 bit in the P2DRR register to 1.

Table 7.23 Port P3_1/TRBO

| Register | PD3 | TRBRCSR | Timer RB Setting | Function |
|------------------|-------|----------|--------------------------------------|-----------------|
| Bit | PD3_1 | TRBOSEL0 | 1 | Function |
| 0 - 11 | 0 | 0 | X | Input port (1) |
| Setting Value | 1 | 0 | X | Output port (2) |
| valuo | Х | 1 | Refer to Table 7.32 TRBO Pin Setting | TRBO output (2) |

X: 0 or 1

- 1. Pulled up by setting the PU06 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR06 bit in the DRR0 register to 1.

7. I/O Ports R8C/33A Group

Port P3_3/INT3/TRCCLK/SCS/CTS2/RTS2/IVCMP3 **Table 7.24**

| Register | PD3 | SSN | ЛR2 | INTEN | TRBF | RCSR | Т | RCCF | ₹1 | U2SR1 | | J2MF | } | U2 | CO | INTCMP | |
|----------|-------|-----|-----|---------|----------|---------|---|------|----|----------|-------|----------------|---|-----|-----|------------------------------|-------------------|
| Bit | PD3_3 | CS | SS | INT3EN | TRCC | LKSEL | | TCK | | CTS2SEL0 | | SMD | | CDG | CBD | INT3CP0 | Function |
| Dit | FD3_3 | 1 | 0 | INTOLIN | 1 | 0 | 2 | 1 | 0 | CTSZSLLO | 2 | 1 | 0 | CKS | מאט | INTSCFU | |
| | 0 | 0 | 0 | Х | Х | Х | Х | Х | Χ | 0 | Χ | Х | Х | Х | Χ | Х | Input port (1) |
| | 1 | 0 | 0 | Х | Х | Х | Χ | Х | Χ | 0 | Χ | Χ | Χ | Х | Χ | Х | Output port (2) |
| | 0 | 0 | 0 | 1 | Х | Х | Х | Х | Χ | 0 | Χ | Х | Χ | Х | Χ | 0 | INT3 input (1) |
| | 0 | 0 | 0 | Х | 1 | 0 | 1 | 0 | 1 | 0 | Χ | Χ | Χ | Х | Χ | Х | TRCCLK input (1) |
| | Х | 0 | 1 | Х | Х | Х | Х | Х | Χ | Х | | Х | | Х | Χ | Х | SCS input (1) |
| Setting | Х | 1 | 0 | Х | Х | Х | Х | Х | Х | Х | | Х | | Х | Х | Х | SCS output (2, 3) |
| Value | ^ | 1 | 1 | ^ | ^ | ^ | ^ | ^ | ^ | ^ | | ^ | | ^ | ^ | ^ | SCS output (=, 9) |
| | 0 | 0 | 0 | Х | Х | Х | Х | Х | Х | 1 | Ot | her th 000b | | 0 | 0 | Х | CTS2 input (1) |
| | Х | 0 | 0 | Х | Х | Х | Х | Х | Х | 1 | Ot | her th 000b | | 1 | 0 | Х | RTS2 output (2) |
| | 0 | 0 | 0 | 1 | Other th | nan 10b | Х | Х | Х | 0 | x x x | | Х | Х | 1 | Comparator B3 input (IVCMP1) | |

X: 0 or 1

Notes:

- Pulled up by setting the PU06 bit in the PUR0 register to 1.
- Output drive capacity high by setting the DRR06 bit in the DRR0 register to 1.
- N-channel open-drain output by setting the CSOS bit in the SSMR2 register to 1 (N-channel open-drain output).

Table 7.25 Port P3_4/TRCIOC/SSI/RXD2/SCL2/TXD2/SDA2/IVREF3

| Register | PD3 | SSUIICSR | (Refer to 1 Associatio Commu | cation Unit | TR | CPS | R1 | | U2S | SR0 | | l | J2MF | ₹ | U2SMR | INTCMP | Timer RC Setting | Function |
|-----------|-------|----------|------------------------------|-------------------|----|------------------|--------|---------------|---------------|------------|------------|---|----------|-------------|-------|-------------|---|---|
| Bit | PD3_4 | IICSEL | SSI output control | SSI input control | 2 | RCIC SEL 1 | 0 0 | RX SI 1 | D2 EL 0 | TX SI | | 2 | SMD 1 | 0 | IICM | INT3 CP0 | | |
| | 0 | Х | 0 | 0 | | Othe an 01 | | | her 01b | Ot than | | Х | Х | Х | Х | Х | X | Input port (1) |
| | 1 | Х | 0 | 0 | | Othe an 01 | | | her 01b | Ot than | | Х | Х | Х | Х | Х | Х | Output port (2) |
| | 0 | × | 0 | 0 | 0 | 1 | 0 | | her 01b | Ot than | | Х | х | Х | х | Х | Refer to Table 7.35 TRCIOC Pin Setting | TRCIOC input ⁽¹⁾ |
| | х | х | 0 | 0 | 0 | 1 | 0 | | her 01b | Ot than | | Х | х | Х | х | Х | Refer to Table 7.35 TRCIOC Pin Setting | TRCIOC output ⁽²⁾ |
| | X | 0 | 0 | 1 | Х | Х | Х | Х | Х | Х | Χ | Χ | Х | Χ | Х | Х | Χ | SSI input (1) |
| Setting | X | 0 | 1 | 0 | X | Х | Χ | Х | X | Х | Χ | Χ | Х | X | Х | X | Χ | SSI output (2, 3) |
| Value | 0 | Х | 0 | 0 | | Othe an 01 | | 0 | 1 | Ot than | | X | Х | Х | Х | Х | Х | RXD2 input ⁽¹⁾ |
| | 0 | Х | 0 | 0 | Х | Х | Х | 0 | 1 | Ot than | ner 10b | 0 | 1 | 0 | 1 | Х | Х | SCL2 input/ output (2, 4) |
| | х | х | 0 | 0 | Х | Х | х | х | Х | 1 | 0 | 1 | 0 | 1 0 1 | х | × | Х | TXD2 output (2, 4) |
| | | | | | | | | | | | | | 1 | 0 | | | | |
| | 0 | Х | 0 | 0 | Х | Х | Х | Х | Х | 1 | 0 | 0 | 1 | 0 | 1 | Х | Х | SDA2 input/ output ^(2, 4) |
| Y: 0 or 1 | 0 | Х | 0 | 0 | | Othe an 01 | | Otl than | | Ot than | | Х | Х | Х | х | 1 | х | Comparator B3 reference voltage input (IVREF3) |

X: 0 or 1

- Pulled up by setting the PU07 bit in the PUR0 register to 1.
 Output drive capacity high by setting the DRR07 bit in the DRR0 register to 1.
 N-channel open-drain output by setting the SOOS bit in the SSMR2 register to 1 (N-channel open-drain output) and setting the BIDE bit in the SSMR2 register to 0 (standard mode). 3.
- 4. N-channel open-drain output by setting the NCH bit in the U2C0 register to 1.

7. I/O Ports R8C/33A Group

Table 7.26 Port P3_5/SCL/SSCK/TRCIOD/CLK2

| Register | PD3 | SSUIICSR | ICCR1 | Synchronous Serial Communication Unit (Refer to Table 24.4 Association between Communication Modes and I/O Pins.) | | TR | TRCPSR1 U2SF | | U2SR1 | | U2MR | | Timer RC Setting | Function |
|------------------|-------|----------|--------|---|--------------------|------------|--------------|----------|----------|----------|-----------|----------|--|----------------------|
| Bit | PD3_5 | IICSEL | ICE | SSCK output control | SSCK input control | TRO 2 | IOD 1 | SEL 0 | CLK2SEL0 | | ИD 1 0 | CKDIR | _ | |
| | 0 | 0 | X 0 | 0 X | 0 X | | | 0 | X : | x x | X | Х | Input port (1) | |
| | 1 | 0 | X | 0 | 0 | Other than | | | 0 | X | x x | : x | X | Output port (2) |
| | X | 1 | 0 | X | X | Х | 010b X | X | X | X : | 1 | | X | SCL input/output (2) |
| | X | 0 | X | 0 | 1 | ^ X | ^ X | ^ X | X | _ | ^ | | X | |
| | | | | - | - | | | | | \vdash | | | | SSCK input (1) |
| | Х | 0 | Х | 1 | 0 | Χ | Х | Χ | Х | Χ. | ΧX | X | X | SSCK output (2, 3) |
| Setting Value | 0 | 1 | 0 0 | 0 X | 0 X | 0 | 1 | 0 | 0 | X | × | x | Refer to Table 7.36 TRCIOD Pin Setting | TRCIOD input (1) |
| | | 0 | Х | 0 | 0 | | | | | | | | Refer to Table | |
| | Х | 1 | 0 | Х | Х | 0 | 1 | 0 | 0 | X | XX | X | 7.36 TRCIOD Pin Setting | TRCIOD output (2) |
| | 0 | 0 | Х | 0 | 0 | v | Х | Х | 1 | V | , [| 1 | Х | CLK2 input (2) |
| | | 1 | 0 | X | Х | Х | | <u> </u> | X 1 | X | `^ | <u> </u> | ^_ | CLNZ IIIpul (2) |
| | Х | 0 | Х | 0 | 0 | | хх | Х | 1 | | 0 1 | 0 | Х | CLK2 sutput (2.4) |
| V 0 4 | ^ | 1 | 0 | Х | Х | ^ | ^ | ^ | X 1 | 0 | | U | ^ | CLK2 output (2, 4) |

X: 0 or 1

Notes:

- 1.
- Pulled up by setting the PU07 bit in the PUR0 register to 1.

 Output drive capacity high by setting the DRR07 bit in the DRR0 register to 1.

 N-channel open-drain output by setting the SCKOS bit in the SSMR2 register to 1 (N-channel open-drain output).
- N-channel open-drain output by setting the NODC bit in the U2SMR3 register to 1.

Table 7.27 Port P3_7/SSO/TXD2/SDA2/RXD2/SCL2/TRAO/SDA

| Register | PD3 | SSUIICSR | ICCR1 | Synchronous Serial Communication Unit (Refer to Table 24.4 Association between Communication Modes and I/O Pins.) | | | U2S | J2SR0 | | | U2MR | R | U2SMR | TRAIOC | Function |
|----------|-------|----------|--------|---|-------------------|----------|------------|-------------|-----------|---|----------|----|-------|--------|------------------------------|
| Bit | PD3_7 | IICSEL | ICE | SSO output control | SSO input control | RXD 1 | 2SEL 0 | TXD2 | 2SEL 0 | 2 | SMD 1 | 0 | IICM | TOENA | |
| | | 1 | 0 | Х | Х | Othe | rthan | Othe | than | | | ., | ., | | |
| | 0 | 0 | Х | 0 | 0 | | 0b | 01 | lb | Х | Х | Х | Х | 0 | Input port (1) |
| | 1 | 1 | 0 | Х | Х | | Otherthan | | than | Х | Х | Х | Х | 0 | Output port (2) |
| | , | 0 | Χ | 0 | 0 | 10 |)b | 01 | | | ^ | ^ | | U | Output port (=) |
| | Χ | 1 | 1 | X | Χ | Х | Х | Х | Χ | Х | Х | Χ | X | Х | SDA input/output (2) |
| | Χ | 0 | X | 0 | 1 | Х | Х | Х | Х | Х | Х | Χ | X | X | SSO input (1) |
| | Х | 0 | Х | 1 | 0 | Х | Х | Х | Х | Х | Х | Х | Х | Х | SSO output (2, 3) |
| | 0 | 1 | 0 | Х | Χ | 1 | 0 | Other | than | Х | Х | Х | Х | 0 | RXD2 input (1) |
| Setting | U | 0 | X | 0 | 0 | | U | 01 | lb | ^ | ^ | ^ | ^ | 0 | KAD2 IIIput (1) |
| Value | 0 | 1 | 0 | Х | Х | 1 | 0 | Othe | | 0 | 1 | 0 | 1 | X | SCL2 input/ |
| | | 0 | Х | 0 | 0 | • | | 0′ | lb | | | Ů | | | output (2, 4) |
| | | 1 | 0 | Х | Х | | | | | 0 | | 1 | | | |
| | Х | | | | | Х | Х | 0 | 1 | | 0 | 0 | Х | Х | TXD2 |
| | | 0 | Х | 0 | 0 | | | | | 1 | _ | 1 | | | output (2, 4) |
| | | | | V | | | | | | | 1 | 0 | | | |
| | 0 | 0 | 0 X | X 0 | X 0 | Х | Х | 0 | 1 | 0 | 1 | 0 | 1 | X | SDA2 input/ output (2, 4) |
| | | 1 | 0 | X | X | Othe | rthor | Othe | thor | _ | + | | | | |
| | Х | 0 | X | 0 | 0 | | inan 1b | Otnei 01 | | Х | Х | Χ | X | 1 | TRAO output (2) |

X: 0 or 1

- Pulled up by setting the PU07 bit in the PUR0 register to 1.
- Output drive capacity high by setting the DRR07 bit in the DRR0 register to 1.

 N-channel open-drain output by setting the SOOS bit in the SSMR2 register to 1 (N-channel open-drain output).

 N-channel open-drain output by setting the NCH bit in the U2C0 register to 1. 3. 4.

R8C/33A Group 7. I/O Ports

Table 7.28 Port P4_2/VREF

| Register | ADCON1 | DAC | CON | Function | | |
|----------|--------|-----------------|------|-----------------------|--|--|
| Bit | ADSTBY | DA0E | DA1E | i diletion | | |
| Setting | 0 | 0 | 0 | Input port | | |
| Value | | Other than 000b | | Input port/VREF input | | |

Port P4_5/INT0/RXD2/SCL2/ADTRG **Table 7.29**

| Register | PD4 | INTEN | U2S | U2SR0 | | U2MR | | U2SMR | ADN | ИOD | |
|----------|-----------|---------|----------------|---------|---|------|---|--------|-----|-----|--------------------------|
| Bit | PD4 5 | INT0EN | RXD | 2SEL | | SMD | | IICM | ADO | CAP | Function |
| DIL | Bit FD4_3 | INTOLIN | 1 | 0 | 2 | 1 | 0 | IICIVI | 1 | 0 | |
| | 0 | Χ | Other to | han 11b | X | Х | Χ | Χ | Х | Х | Input port (1) |
| | 1 | Х | Other to | han 11b | Χ | Х | Χ | Х | Χ | Х | Output port (2) |
| Setting | 0 | 1 | Other than 11b | | Х | Х | Х | X | Χ | Х | INTO input (1) |
| Value | 0 | Х | 1 | 1 | Χ | Х | Х | Х | Х | Х | RXD2 input (1) |
| - | 0 | Х | 1 | 1 | 0 | 1 | 0 | 1 | Χ | Х | SCL2 input/output (2, 3) |
| | 0 | 1 | Other to | han 11b | Χ | Х | Х | X | 1 | 1 | ADTRG input (1) |

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU11 bit in the PUR1 register to 1.
- 2. Output drive capacity high by setting the DRR11 bit in the DRR1 register to 1.
- 3. N-channel open-drain output by setting the NCH bit in the U2C0 register to 1.

Table 7.30 Port P4_6/XIN/XCIN

| Register | PD4 | | CI | M0 | | | CI | M1 | | Circuit spe | cifications | | |
|------------------|-------|------|------|------|------|------|------|------|------|--------------------|-------------------|--|---|
| Bit | PD4_6 | CM01 | CM03 | CM04 | CM05 | CM10 | CM11 | CM12 | CM13 | Oscillation buffer | Feedback resistor | Function | |
| | 0 | Х | Х | 0 | Χ | 0 | Х | Х | 0 | OFF | OFF | Input port (1) | |
| | 1 | Х | Х | 0 | Х | 0 | Х | Х | 0 | OFF | OFF | Output port (2) | |
| | | 0 | | | 0 | | 0 | | | ON | ON | XIN-XOUT oscillation (on-chip feedback resistor enabled) | |
| | | | X | × | | 0 | 1 | × | 1 | ON | OFF | XIN-XOUT oscillation (on-chip feedback resistor disabled) | |
| | | | ^ | ^ | 1 | | 0 | ^ | ' | OFF | ON | XIN-XOUT oscillation stop (on-chip feedback resistor enabled) | |
| Setting Value | | | | | ' | | 1 | | | OFF | OFF | XIN-XOUT oscillation stop (on-chip feedback resistor disabled) | |
| Value | Х | | | | | | | 0 | | ON | ON | XCIN-XCOUT oscillation (on-chip feedback resistor enabled) | |
| | | 1 | 1 | 0 | 1 | | 0 | | 1 | 1 | ON | OFF | XCIN-XCOUT oscillation (on-chip feedback resistor disabled) |
| | | ' | 1 | ' | X | | Х | 0 | ' | OFF | ON | XCIN-XCOUT oscillation stop (on-chip feedback resistor enabled) | |
| | | | ı | | | | | 1 | | OFF | OFF | XCIN-XCOUT oscillation stop (on-chip feedback resistor disabled) | |
| | | Χ | Χ | Χ | | 1 | | Χ | Χ | OFF | OFF | Oscillation stop (STOP mode) | |

X: 0 or 1

- 1. Pulled up by setting the PU11 bit in the PUR1 register to 1.
- 2. Output drive capacity high by setting the DRR11 bit in the DRR1 register to 1.

R8C/33A Group 7. I/O Ports

Table 7.31 Port P4_7/XOUT/XCOUT

| Register | PD4 | | CI | M0 | | | CI | M1 | | Circuit spe | ecifications | |
|------------------|-------|------|------|------|------|------|------|------|------|--------------------|-------------------|--|
| Bit | PD4_7 | CM01 | CM03 | CM04 | CM05 | CM10 | CM11 | CM12 | CM13 | Oscillation buffer | Feedback resistor | Function |
| | 0 | Х | Х | 0 | Χ | 0 | Х | Х | 0 | OFF | OFF | Input port (1) |
| | 1 | Х | Х | 0 | Х | 0 | Х | Х | 0 | OFF | OFF | Output port (2) |
| | | | | | 0 | | 0 | | | ON | ON | XIN-XOUT oscillation (on-chip feedback resistor enabled) |
| | | 0 | X | X | U | 0 | 1 | X | 1 | ON | OFF | XIN-XOUT oscillation (on-chip feedback resistor disabled) |
| | | 0 | ^ | X | 4 | U | 0 | ^ | | OFF | ON | XIN-XOUT oscillation stop (on-chip feedback resistor enabled) |
| Setting Value | | х | | | ' | | 1 | | | OFF | OFF | XIN-XOUT oscillation stop (on-chip feedback resistor disabled) |
| value | Х | | | | | | | 0 | | ON | ON | XCIN-XCOUT oscillation (on-chip feedback resistor enabled) (3) |
| | | 1 | 0 | 1 | | 0 | | 1 | 1 | ON | OFF | XCIN-XCOUT oscillation (on-chip feedback resistor disabled) (3) |
| | | ' | 1 | ' | Х | O | Х | 0 | ' | OFF | ON | XCIN-XCOUT oscillation stop (on-chip feedback resistor enabled) |
| | | | | | | | | 1 | | OFF | OFF | XCIN-XCOUT oscillation stop (on-chip feedback resistor disabled) |
| | | X | Х | Х | | 1 | | X | Χ | OFF | OFF | Oscillation stop (STOP mode) |

X: 0 or 1

- 1. Pulled up by setting the PU11 bit in the PUR1 register to 1.
- 2. Output drive capacity high by setting the DRR11 bit in the DRR1 register to 1.
- 3. Since the XCIN-XCOUT oscillation buffer operates with internal step-down power, the XCOUT output level cannot be used as the CMOS level signal directly.

Table 7.32 TRBO Pin Setting

| Register | TRBIOC | TRE | BMR | Function | |
|----------|-----------|-------|-------|--|--|
| Bit | TOCNT (1) | TMOD1 | TMOD0 | Function | |
| | 0 | 0 | 1 | Programmable waveform generation mode | |
| Setting | 0 | 1 | 0 | Programmable one-shot generation mode | |
| value | 0 | 1 | 1 | Programmable wait one-shot generation mode | |
| | 1 | 0 | 1 | Programmable output port | |

Note:

Table 7.33 TRCIOA Pin Setting

| Register | TRCOER | TRCMR | | TRCIOR0 | | TRC | CR2 | Function | |
|----------|--------|-------|------|---------|------|-------|-------|-------------------------------------|--|
| Bit | EA | PWM2 | IOA2 | IOA1 | IOA0 | TCEG1 | TCEG0 | i dilction | |
| | 0 | 1 | 0 | 0 | 1 | Х | Х | Timer waveform output | |
| | | ' | U | 1 | Х | ^ | ^ | (output compare function) | |
| Setting | 0 | 0 | 1 | Y | ٧ | Х | Х | Timer mode (input capture function) | |
| Value | 1 | | ı | X | X | ^ | ^ | Timer mode (input capture function) | |
| | 1 | | Х | ٧ | V | 0 | 1 | DIAMAG and all TROTRO install | |
| | 1 | | ^ | X | ^ | 1 | Х | PWM2 mode TRCTRG input | |

X: 0 or 1

Table 7.34 TRCIOB Pin Setting

| Register | TRCOER | TRCMR | | | TRCIOR0 | | Function | | |
|----------|--------|-------|------|------|---------|------|---------------------------------------|--|--|
| Bit | EB | PWM2 | PWMB | IOB2 | IOB1 | IOB0 | Function | | |
| | 0 | 0 | Χ | Χ | Х | Х | PWM2 mode waveform output | | |
| | 0 | 1 | 1 | Χ | Х | Х | PWM mode waveform output | | |
| Setting | 0 | 1 | 0 | 0 | 0 | 1 | Timer waveform output (output compare | | |
| Value | U | ' | U | 0 | 1 | Х | function) | | |
| | 0 | 0 1 | 0 | 1 | V | Х | Timer mode (input capture function) | | |
| | 1 | | U | ı | ^ | ^ | Timer mode (input capture function) | | |

X: 0 or 1

Table 7.35 TRCIOC Pin Setting

| Register | TRCOER | TRO | CMR | | TRCIOR1 | | Function |
|------------------|--------|------|------|------|---------|------|---------------------------------------|
| Bit | EC | PWM2 | PWMC | IOC2 | IOC1 | IOC0 | Function |
| | 0 | 1 | 1 | Х | Х | Х | PWM mode waveform output |
| Cotting | 0 | 1 | 1 0 | 0 | 0 | 1 | Timer waveform output (output compare |
| Setting Value | | I | | 0 | 1 | X | function) |
| value | 0 | 1 | | 1 | Х | ~ | Timer mode (input centure function) |
| | 1 | I | | l l | ^ | ^ | Timer mode (input capture function) |

X: 0 or 1

Table 7.36 TRCIOD Pin Setting

| Register | TRCOER | TRCMR | | | TRCIOR1 | | Function | | |
|----------|-------------------|-------|------|------|---------|------|---------------------------------------|--|--|
| Bit | ED | PWM2 | PWMD | IOD2 | IOD1 | IOD0 | Function | | |
| | 0 | 1 | 1 | Χ | Х | Х | PWM mode waveform output | | |
| Catting | Setting 0 Value 0 | 1 | 0 | 0 | 0 | 1 | Timer waveform output (output compare | | |
| _ | | | U | U | 1 | Х | function) | | |
| value | | 1 | 0 | 1 | Y | Y | Timer mode (input capture function) | | |
| | 1 | 1 | | | ^ | ^ | Timer mode (input capture function) | | |

X: 0 or 1

^{1.} Set the TOCNT bit in the TRBIOC register to 0 in modes except for programmable waveform generation mode.

R8C/33A Group 7. I/O Ports


7.6 **Unassigned Pin Handling**

Table 7.37 lists Unassigned Pin Handling. Figure 7.12 shows the Unassigned Pin Handling.

Table 7.37 Unassigned Pin Handling

| Pin Name | Connection |
|--|---|
| Ports P0, P1, P2_0 to P2_2, P3_1, P3_3 to P3_5, P3_7, P4_5 | After setting to input mode, connect each pin to VSS via a resistor (pull-down) or connect each pin to VCC via a resistor (pull-up). (2) After setting to output mode, leave these pins open. (1, 2) |
| Ports P4_6, P4_7 | Connect to VCC via a pull-up resistor (2) |
| Port P4_2/VREF | Connect to VCC |
| RESET (3) | Connect to VCC via a pull-up resistor (2) |

- 1. If these ports are set to output mode and left open, they remain in input mode until they are switched to output mode by a program. The voltage level of these pins may be undefined and the power current may increase while the ports remain in input mode.
 - The content of the direction registers may change due to noise or program runaway caused by noise. In order to enhance program reliability, the program should periodically repeat the setting of the direction registers.
- 2. Connect these unassigned pins to the MCU using the shortest wire length (2 cm or less) possible.
- 3. When the power-on reset function is in use.



Unassigned Pin Handling Figure 7.12

R8C/33A Group 8. Bus

8. Bus

The bus cycles differ when accessing ROM/RAM and when accessing SFR.

Table 8.1 lists Bus Cycles by Access Area of R8C/33A Group (with Data Flash).

ROM/RAM and SFR are connected to the CPU by an 8-bit bus. When accessing in word (16-bit) units, these areas are accessed twice in 8-bit units.

Table 8.2 shows Access Units and Bus Operations.

Table 8.1 Bus Cycles by Access Area of R8C/33A Group (with Data Flash)

| Access Area | Bus Cycle |
|-----------------|-----------------------|
| SFR/Data flash | 2 cycles of CPU clock |
| Program ROM/RAM | 1 cycle of CPU clock |

Table 8.2 Access Units and Bus Operations

| Area | SFR, Data flash | ROM (program ROM), RAM | | | | | | | | |
|-----------------------------|--|--|--|--|--|--|--|--|--|--|
| Even address Byte access | CPU clock | CPU clock | | | | | | | | |
| | Address X Even X | Address Even | | | | | | | | |
| | Data X Data X | Data \times \tim | | | | | | | | |
| Odd address Byte access | CPU clock | CPU clock | | | | | | | | |
| | Address X Odd X | Address \ Odd \X | | | | | | | | |
| | Data X Data X | Data \times \tim | | | | | | | | |
| Even address Word access | CPU clock | CPU clock | | | | | | | | |
| | Address X Even X Even + 1 X | Address X Even X Even + 1 X | | | | | | | | |
| | Data \times \tim | Data \times \tim | | | | | | | | |
| Odd address Word access | CPU clock | CPU clock | | | | | | | | |
| | Address \ Odd \ Odd + 1 \ | Address \ Odd \ Odd + 1 \ | | | | | | | | |
| | Data \times \times Data \times \times Data \times \times Data | Data \times \times Data \times \times Data \times \times Data | | | | | | | | |

R8C/33A Group 8. Bus

However, only the following SFRs are connected with the 16-bit bus:

Interrupts: Each interrupt control register

Timer RC: Registers TRC, TRCGRA, TRCGRB, TRCGRC, and TRCGRD

SSU: Registers SSTDR, SSTDRH, SSRDR, and SSRDRH

UART2: Registers U2MR, U2BRG, U2TB, U2C0, U2C1, U2RB, U2SMR5, U2SMR4, U2SMR3, U2SMR2,

A/D converter: Registers AD0, AD1, AD2, AD3, AD4, AD5, AD6, AD7, ADMOD, ADINSEL, ADCON0,

and ADCON1

D/A converter: Registers DA0 and DA1

Address match interrupt: Registers RMAD0, AIER0, RMAD1, and AIER1

Therefore, they are accessed once in 16-bit units. The bus operation is the same as "Area: SFR, Data flash, Even

address Byte Access" in Table 8.2 Access Units and Bus Operations, and 16-bit data is accessed at a time.

Clock Generation Circuit 9.

The following five circuits are incorporated in the clock generation circuit:

- · XIN clock oscillation circuit
- XCIN clock oscillation circuit
- · Low-speed on-chip oscillator
- High-speed on-chip oscillator
- · Low-speed on-chip oscillator for watchdog timer

9.1 **Overview**

Table 9.1 lists the Specification Overview of Clock Generation Circuit. Figure 9.1 shows a Clock Generation Circuit (With XIN and XCIN Pins Shared). Figure 9.2 shows a Peripheral Function Clock and Figure 9.3 shows a Procedure for Reducing Internal Power Consumption Using VCA20 bit.

Table 9.1 **Specification Overview of Clock Generation Circuit**

| | XIN Clock | XCIN Clock | On-Chip | Low-Speed | |
|-------------------|--------------------------------|--------------------------------|--------------------------------|--------------------------------|------------------------------------|
| Item | Oscillation Circuit | Oscillation Circuit | High-Speed | Low-Speed | On-Chip Oscillator |
| | Goomation Ground | Goomation Ground | On-Chip Oscillator | On-Chip Oscillator | for Watchdog Timer |
| Applications | CPU clock | CPU clock | CPU clock | CPU clock | Watchdog timer |
| | source | source | source | source | clock source |
| | Peripheral | Peripheral | Peripheral | Peripheral | |
| | function clock | function clock | function clock | function clock | |
| | source | source | source | source | |
| | | | CPU and | CPU and | |
| | | | peripheral | peripheral | |
| | | | function clock | function clock | |
| | | | source when XIN | source when XIN | |
| | | | clock stops | clock stops | |
| | 0.4.00.141.1 | 00 700 111 | oscillating | oscillating | 405111 |
| Clock frequency | 0 to 20 MHz | 32.768 kHz | Approx. 40 MHz (3) | Approx. 125 kHz | Approx. 125 kHz |
| Connectable | Ceramic | Crystal | _ | _ | _ |
| oscillator | resonator | oscillator | | | |
| | Crystal | | | | |
| 0 " 1 | oscillator | | (4) | (4) | |
| Oscillator | XIN, XOUT (1) | XCIN, XCOUT (1) | _ (1) | _ (1) | _ |
| connect pins | | | | | |
| Oscillation stop, | Usable | Usable | Usable | Usable | Usable |
| restart function | _ | | | | _ |
| Oscillator status | Stop | Stop | Stop | Oscillate | Stop |
| after reset | | | | | |
| Others | Externally | Externally | _ | _ | _ |
| | generated clock | generated clock | | | |
| | can be input (2) | can be input | | | |
| | | On-chip | | | |
| | | feedback | | | |
| | | resistor Rf | | | |
| | | (connected/ | | | |
| | | not connected | | | |
| | | selectable) | | | |

- 1. These pins can be used as P4 6 or P4_7 when using the on-chip oscillator clock as the CPU clock while the XIN clock oscillation circuit and the XCIN clock oscillation circuit are not used.
- 2. To input an external clock, set the CM05 bit in the CM0 register to 1 (XIN clock stops), the CM11 bit in the CM1 register to 1 (internal feedback resistor disabled), and the CM13 bit to 1 (XIN-XOUT pin).
- 3. The clock frequency is automatically set to up to 20 MHz by a divider when using the high-speed on-chip oscillator as the CPU clock source.




Figure 9.1 Clock Generation Circuit (With XIN and XCIN Pins Shared)




Figure 9.2 Peripheral Function Clock

9.2 Registers

9.2.1 System Clock Control Register 0 (CM0)

Address 0006h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|------|------|------|------|------|------|------|----|
| Symbol | CM07 | CM06 | CM05 | CM04 | CM03 | CM02 | CM01 | _ |
| After Reset | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|---|-----|
| b0 | _ | Reserved bit | Set to 0. | R/W |
| b1 | CM01 | XIN-XCIN switch bit | 0: P4_6 and P4_7 set as XIN-XOUT pin 1: P4_6 and P4_7 set as XCIN-XCOUT pin | R/W |
| b2 | CM02 | Wait mode peripheral function clock stop bit | Peripheral function clock does not stop in wait mode Peripheral function clock stops in wait mode | R/W |
| b3 | CM03 | XCIN clock stop bit | XCIN clock oscillates XCIN clock stops | R/W |
| b4 | CM04 | Port/XCIN-XCOUT switch bit (5) | 0: I/O ports P4_6 and P4_7 1: XCIN-XCOUT pin ⁽⁶⁾ | R/W |
| b5 | CM05 | XIN clock (XIN-XOUT) stop bit (1, 3) | XIN clock oscillates XIN clock stops (2) | R/W |
| b6 | CM06 | System clock division select bit 0 (4) | 0: Bits CM16 and CM17 in CM1 register enabled 1: Divide-by-8 mode | R/W |
| b7 | CM07 | XIN, XCIN clock select bit (7) | 0: XIN clock 1: XCIN clock | R/W |

Notes:

- 1. The CM05 bit stops the XIN clock when the high-speed on-chip oscillator mode or low-speed on-chip oscillator mode is selected. This bit cannot be used to detect whether the XIN clock has stopped. To stop the XIN clock, set the bits in the following order:
 - (a) Set bits OCD1 to OCD0 in the OCD register to 00b.
 - (b) Set the OCD2 bit to 1 (on-chip oscillator clock selected).
- 2. During external clock input, only the clock oscillation buffer stops and clock input is acknowledged.
- 3. Only when the CM05 bit is set to 1 (XIN clock stops) and the CM13 bit in the CM1 register is set to 0 (P4 6 and P4 7), P4 6 and P4 7 can be used as I/O ports.
- 4. When the MCU enters stop mode, the CM06 bit is set to 1 (divide-by-8 mode).
- 5. The CM04 bit can be set to 1 by a program but cannot be set to 0.
- 6. To use the XCIN clock, set the CM04 bit to 1.
- 7. Set the CM07 bit to 1 (XCIN clock) from 0 after setting the CM04 bit to 1 (XCIN-XCOUT pin) and allowing XCIN clock oscillation to stabilize.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM0 register.

System Clock Control Register 1 (CM1) 9.2.2

| Address | 0007h | | | | | | | | |
|-------------|-------|------|----|------|------|------|------|------|--|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | CM17 | CM16 | _ | CM14 | CM13 | CM12 | CM11 | CM10 | |
| After Reset | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|---------------------------------------|-----|
| b0 | CM10 | All clock stop control bit (2) | 0: Clock oscillates | R/W |
| | | | 1: All clocks stop (stop mode) | |
| b1 | CM11 | XIN-XOUT on-chip feedback resistor | 0: On-chip feedback resistor enabled | R/W |
| | | select bit | 1: On-chip feedback resistor disabled | |
| b2 | CM12 | XCIN-XCOUT on-chip feedback | 0: On-chip feedback resistor enabled | R/W |
| | | resistor select bit | 1: On-chip feedback resistor disabled | |
| b3 | CM13 | Port/XCIN-XCOUT switch bit (5) | 0: I/O ports P4_6 and P4_7 | R/W |
| | | | 1: XIN-XOUT pin | |
| b4 | CM14 | Low-speed on-chip oscillator stop bit | 0: Low-speed on-chip oscillator on | R/W |
| | | (3, 4) | 1: Low-speed on-chip oscillator off | |
| b5 | _ | Reserved bit | Set to 1. | R/W |
| b6 | CM16 | System clock division select bit 1 (1) | b7 b6 0 0: No division mode | R/W |
| b7 | CM17 | | | R/W |
| | | | 0 1: Divide-by-2 mode | |
| | | | 1 0: Divide-by-4 mode | |
| | | | 1 1: Divide-by-16 mode | |

Notes:

- 1. When the CM06 bit is set to 0 (bits CM16 and CM17 enabled), bits CM16 and CM17 are enabled.
- 2. If the CM10 bit is set to 1 (stop mode), the on-chip feedback resistor is disabled.
- 3. When the OCD2 bit is set to 0 (XIN clock selected), the CM14 bit can be set to 1 (low-speed on-chip oscillator off). When the OCD2 bit is set to 1 (on-chip oscillator clock selected), the CM14 bit is set to 0 (low-speed on-chip oscillator on). It remains unchanged even if 1 is written to it.
- 4. To use the voltage monitor 1 interrupt or voltage monitor 2 interrupt (when the digital filter is used), set the CM14 bit to 0 (low-speed on-chip oscillator on).
- 5. Once the CM13 bit is set to 1 by a program, it cannot be set to 0.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM1 register.

9.2.3 System Clock Control Register 3 (CM3)

| Address | Address 0009h | | | | | | | | |
|-------------|---------------|------|------|----|----|----|----|------|--|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | CM37 | CM36 | CM35 | _ | _ | _ | _ | CM30 | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| Bit | Symbol | Bit Name | Function | R/W |
|----------|--------------|---|---|------------|
| b0 | CM30 | Wait control bit (1) | 0: Other than wait mode | R/W |
| | | | 1: MCU enters wait mode | |
| b1 | _ | Nothing is assigned. If necessary, se | et to 0. When read, the content is 0. | _ |
| b2 | _ | | | |
| b3 | _ | | | |
| b4 | _ | | | |
| b5 | CM35 | CPU clock division when exiting wait mode select bit ⁽²⁾ | 0: Following settings are enabled: CM06 bit in CM0 register Bits CM16 and CM17 in CM1 register 1: No division | R/W |
| b6 b7 | CM36 CM37 | CPU clock when exiting wait mode or stop mode select bit | b7 b6 0 0: MCU exits with the CPU clock immediately before entering wait or stop mode. 0 1: Do not set. 1 0: High-speed on-chip oscillator clock selected (3) 1 1: XIN clock selected (4) | R/W R/W |

Notes:

- 1. When the MCU exits wait mode by a peripheral function interrupt, the CM30 bit is set to 0 (other than wait mode).
- 2. Set the CM35 bit to 0 in stop mode. When the MCU enters wait mode, if the CM35 bit is set to 1 (no division), the CM06 bit in the CM0 register is set to 0 (bits CM16 and CM17 enabled) and bits CM17 and CM16 in the CM1 register is set to 00b (no division mode).
- 3. When bits CM37 and CM36 are set to 10b (high-speed on-chip oscillator clock selected), the following will be set when the MCU exits wait mode or stop mode.
 - OCD2 bit in OCD register = 1 (on-chip oscillator selected)
 - FRA00 bit in FRA0 register = 1 (high-speed on-chip oscillator on)
 - FRA01 bit in FRA0 register = 1 (high-speed on-chip oscillator selected)
- 4. When bits CM37 and CM36 are set to 11b (XIN clock selected), the following will be set when the MCU exits wait mode or stop mode.
 - OM05 bit in OM0 register = 1 (XIN clock oscillates)
 - OM13 bit in OM1 register = 1 (XIN-XOUT pin)
 - OCD2 bit in OCD register = 0 (XIN clock selected)

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM3 register.

CM30 bit (Wait Control Bit)

When the CM30 bit is set to 1 (MCU enters wait mode), the CPU clock stops (wait mode). Since the XIN clock, XCIN clock, and the on-chip oscillator clock do not stop, the peripheral functions using these clocks continue operating.

The MCU exits wait mode by a reset or peripheral function interrupt. If the MCU enters wait mode while the I flag is set to 0 (maskable interrupt disabled), it resumes executing the instruction immediately after the instruction to set the CM30 bit to 1 when exiting wait mode. If the MCU enters wait mode with the WAIT instruction, interrupt handling is performed by the CPU when exiting wait mode.

9.2.4 **Oscillation Stop Detection Register (OCD)**

| Address 0 | 00Ch | |
|-----------|------|---|
| Rit | h7 | h |

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|------|------|------|------|
| Symbol | _ | _ | _ | _ | OCD3 | OCD2 | OCD1 | OCD0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|---|-----|
| b0 | OCD0 | Oscillation stop detection enable bit (6) | 0: Oscillation stop detection function disabled (1) | R/W |
| | | | 1: Oscillation stop detection function enabled | |
| b1 | OCD1 | Oscillation stop detection interrupt | 0: Disabled (1) | R/W |
| | | enable bit | 1: Enabled | |
| b2 | OCD2 | System clock select bit (3) | 0: XIN clock selected (6) | R/W |
| | | | 1: On-chip oscillator clock selected (2) | |
| b3 | OCD3 | Clock monitor bit (4, 5) | 0: XIN clock oscillates | R |
| | | | 1: XIN clock stops | |
| b4 | _ | Reserved bits | Set to 0. | R/W |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |


Notes:

- 1. Set bits OCD1 to OCD0 to 00b before the MCU enters stop mode, high-speed on-chip oscillator mode, or lowspeed on-chip oscillator mode (XIN clock stops).
- 2. If the OCD2 bit is set to 1 (on-chip oscillator clock selected), the CM14 bit is set to 0 (low-speed on-chip oscillator
- 3. The OCD2 bit is automatically set to 1 (on-chip oscillator clock selected) if XIN clock oscillation stop is detected while bits OCD1 to OCD0 are set to 11b. If the OCD3 bit is set to 1 (XIN clock stops), the OCD2 bit remains unchanged even when set to 0 (XIN clock selected).
- 4. The OCD3 bit is enabled when the OCD0 bit is set to 1 (oscillation stop detection function enabled).
- 5. The OCD3 bit remains 0 (XIN clock oscillates) if bits OCD1 to OCD0 are set to 00b.
- 6. Refer to Figure 9.10 Procedure for Switching Clock Source from Low-Speed On-Chip Oscillator to XIN **Clock** for the switching procedure when the XIN clock re-oscillates after detecting oscillation stop.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the OCD register.

9.2.5 **High-Speed On-Chip Oscillator Control Register 7 (FRA7)**

Address 0015h



After Reset When shipping

| Bit | Function | R/W |
|-------|---|-----|
| b7-b0 | 32 MHz frequency correction data is stored. | R |
| | The frequency can be adjusted by transferring this value to the FRA3 register and by transferring the correction value in the FRA6 register to the FRA1 register. | |

R8C/33A Group 9. Clock Generation Circuit

9.2.6 High-Speed On-Chip Oscillator Control Register 0 (FRA0)

Address 0023h Bit b0 b7 b6 b5 b4 b3 b2 b1 Symbol FRA03 FRA01 FRA00 After Reset 0 0 0 n 0 0 0

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--|-----|
| b0 | FRA00 | High-speed on-chip oscillator enable bit | High-speed on-chip oscillator off High-speed on-chip oscillator on | R/W |
| b1 | FRA01 | High-speed on-chip oscillator select bit (1) | O: Low-speed on-chip oscillator selected (2) 1: High-speed on-chip oscillator selected | R/W |
| b2 | | Reserved bits | Set to 0. | R/W |
| b3 | FRA03 | fOCO128 clock select bit | 0: fOCO-S divided by 128 selected 1: fOCO-F divided by 128 selected | R/W |
| b4 | _ | Reserved bits | Set to 0. | R/W |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Notes:

- 1. Change the FRA01 bit in the following conditions.
 - FRA00 = 1 (high-speed on-chip oscillator on)
 - The CM14 bit in the CM1 register = 0 (low-speed on-chip oscillator on)
 - Bits FRA22 to FRA20 in the FRA2 register:

All division mode can be set when VCC = 3.0 V to 5.5 V 000b to 111b

Divide ratio of 4 or more when VCC = 2.7 V to 5.5 V 010b to 111b (divide-by-4 or more)

Divide ratio of 8 or more when VCC = 2.2 V to 5.5 V 110b to 111b (divide-by-8 or more)

2. When setting the FRA01 bit to 0 (low-speed on-chip oscillator selected), do not set the FRA00 bit to 0 (high-speed on-chip oscillator off) at the same time. Set the FRA00 bit to 0 after setting the FRA01 bit to 0.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the FRA0 register.

9.2.7 High-Speed On-Chip Oscillator Control Register 1 (FRA1)

Address 0024h

Bit b7 b6 b5 b4 b3 b2 b1 b0

Symbol — — — — — — — —

After Reset When shipping

| Bit | | Function | R/W |
|-------|---------------|---|-----|
| b7-b0 | The frequence | by of the high-speed on-chip oscillator can be adjusted by setting as follows: | R/W |
| | 40 MHz: | FRA3 = value after reset | |
| | 36.864 MHz: | Transfer the value in the FRA4 register to the FRA1 register and the value in | |
| | | the FRA5 register to the FRA3 register. | |
| | 32 MHz: | Transfer the value in the FRA6 register to the FRA1 register and the value in the FRA7 register to the FRA3 register. | |

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the FRA1 register.

9.2.8 High-Speed On-Chip Oscillator Control Register 2 (FRA2)

| Address 0025h | | | | | | | | |
|---------------|----|----|----|----|----|-------|-------|-------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | _ | _ | _ | _ | FRA22 | FRA21 | FRA20 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|--|-----|
| b0 | FRA20 | High-speed on-chip oscillator frequency | Division selection | R/W |
| b1 | FRA21 | switching bit | These bits select the division ratio for the high- | R/W |
| b2 | FRA22 | | speed on-chip oscillator clock. b2 b1 b0 0 0 0: Divide-by-2 mode 0 0 1: Divide-by-3 mode 0 1 0: Divide-by-4 mode 0 1 1: Divide-by-5 mode 1 0 0: Divide-by-6 mode 1 0 1: Divide-by-7 mode 1 1 0: Divide-by-8 mode 1 1 1: Divide-by-9 mode | R/W |
| b3 | _ | Reserved bits | Set to 0. | R/W |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the FRA2 register.

9.2.9 Clock Prescaler Reset Flag (CPSRF)

 Address 0028h

 Bit
 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 Symbol
 CPSR
 —
 —
 —
 —
 —
 —
 —

 After Reset
 0
 0
 0
 0
 0
 0
 0
 0

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|----------------------------|--|-----|
| b0 | _ | Reserved bits | Set to 0. | R/W |
| b1 | _ | | | |
| b2 | _ | | | |
| b3 | _ | | | |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | CPSR | Clock prescaler reset flag | Setting this bit to 1 initializes the clock prescaler. (When read, the content is 0) | R/W |

R8C/33A Group 9. Clock Generation Circuit

9.2.10 High-Speed On-Chip Oscillator Control Register 4 (FRA4)

 Address 0029h

 Bit
 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 Symbol
 —
 —
 —
 —
 —
 —
 —

 After Reset When shipping

| Ī | Bit | Function | R/W |
|---|-------|--|-----|
| Î | b7-b0 | 36.864 MHz frequency correction data is stored. | R |
| | | The frequency can be adjusted by transferring this value to the FRA1 register and by | |
| | | transferring the correction value in the FRA5 register to the FRA3 register. | |

9.2.11 High-Speed On-Chip Oscillator Control Register 5 (FRA5)

Address 002Ah

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|--------|----|----|----|----|----|----|----|----|
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ |

After Reset When shipping

| Function | R/W |
|--|---|
| 36.864 MHz frequency correction data is stored. | R |
| The frequency can be adjusted by transferring this value to the FRA3 register and by | |
| 7 | 36.864 MHz frequency correction data is stored. |

9.2.12 High-Speed On-Chip Oscillator Control Register 6 (FRA6)

Address 002Bh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|--------|----|----|----|----|----|----|----|----|
| Symbol | _ | | _ | _ | _ | _ | _ | _ |

After Reset When shipping

| Bit | Function | R/W |
|-------|--|-----|
| b7-b0 | 32 MHz frequency correction data is stored. | R |
| | The frequency can be adjusted by transferring this value to the FRA1 register and by | |
| | transferring the correction value in the FRA7 register to the FRA3 register. | |

9.2.13 High-Speed On-Chip Oscillator Control Register 3 (FRA3)

Address 002Fh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|--------|----|----|----|----|----|----|----|----|
| Symbol | _ | _ | 1 | _ | 1 | 1 | _ | _ |

After Reset When shipping

| Bit | | Function | R/W |
|-------|---------------|---|-----|
| b7-b0 | The frequence | by of the high-speed on-chip oscillator can be adjusted by setting as follows: | R/W |
| | 40 MHz: | FRA3 = value after reset | |
| | 36.864 MHz: | Transfer the value in the FRA4 register to the FRA1 register and the value in the FRA5 register to the FRA3 register. | |
| | 32 MHz: | Transfer the value in the FRA6 register to the FRA1 register and the value in the FRA7 register to the FRA3 register. | |

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the FRA3 register.

9.2.14 Voltage Detect Register 2 (VCA2)

| Address | 0034n | | | | | | | | | |
|--|-------|-------|-------|-------|-------|-------|-------|-------|--|--|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | | |
| Symbol | VCA27 | VCA26 | VCA25 | VCA24 | VCA23 | VCA22 | VCA21 | VCA20 | | |
| After Reset The LVDAS bit in the OFS register is set to 1. | | | | | | | | | | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| After Reset The LVDAS bit in the OFS register is set to 0. | | | | | | | | | | |
| | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | | |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|------------------------------------|---|-----|
| b0 | VCA20 | Internal power low consumption | 0: Low consumption disabled | R/W |
| | | enable bit ⁽¹⁾ | 1: Low consumption enabled (2) | |
| b1 | VCA21 | Comparator A1 reference voltage | 0: Internal reference voltage | R/W |
| | | input select bit | 1: LVREF pin input voltage | |
| b2 | VCA22 | LVCMP1 comparison voltage | 0: Supply voltage (VCC) | R/W |
| | | external input select bit | 1: LVCMP1 pin input voltage | |
| b3 | VCA23 | Comparator A2 reference voltage | 0: Internal reference voltage | R/W |
| | | input select bit | 1: LVREF pin input voltage | |
| b4 | VCA24 | LVCMP2 comparison voltage | 0: Supply voltage (VCC) (Vdet2_0) | R/W |
| | | external input select bit | 1: LVCMP2 pin input voltage (Vdet2_EXT) | |
| b5 | VCA25 | Voltage detection 0 enable bit (3) | 0: Voltage detection 0 circuit disabled | R/W |
| | | | 1: Voltage detection 0 circuit enabled | |
| b6 | VCA26 | Voltage detection 1/comparator A1 | 0: Voltage detection 1/comparator A1 circuit disabled | R/W |
| | | enable bit ⁽⁴⁾ | 1: Voltage detection 1/comparator A1 circuit enabled | |
| b7 | VCA27 | Voltage detection 2/comparator A2 | 0: Voltage detection 2/comparator A2 circuit disabled | R/W |
| | | enable bit ⁽⁵⁾ | 1: Voltage detection 2/comparator A2 circuit enabled | |

Notes:

- 1. Use the VCA20 bit only when the MCU enters wait mode. To set the VCA20 bit, follow the procedure shown in Figure 9.3 Procedure for Reducing Internal Power Consumption Using VCA20 bit.
- 2. When the VCA20 bit is set to 1 (low consumption enabled), do not set the CM10 bit in the CM1 register to 1 (stop mode).
- 3. To use voltage monitor 0 reset, set the VCA25 bit to 1.
 - After the VCA25 bit is set to 1 from 0, allow td(E-A) to elapse before the voltage detection circuit starts operation.
- 4. To use the voltage detection 1/comparator A1 interrupt or the VW1C3 bit in the VW1C register, set the VCA26 bit to 1.
 - After the VCA26 bit is set to 1 from 0, allow td(E-A) to elapse before the voltage detection 1/comparator A1 circuit starts operation.
- 5. To use the voltage detection 2/comparator A2 interrupt or the VCAC13 bit in the VCA1 register, set the VCA27 bit to 1.
 - After the VCA27 bit is set to 1 from 0, allow td(E-A) to elapse before the voltage detection 2/comparator A2 circuit starts operation.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VCA2 register.




Figure 9.3 Procedure for Reducing Internal Power Consumption Using VCA20 bit

The clocks generated by the clock generation circuits are described below.

9.3 XIN Clock

The XIN clock is supplied by the XIN clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The XIN clock oscillation circuit is configured by connecting a resonator between pins XIN and XOUT. The XIN clock oscillation circuit includes an on-chip feedback resistor, which is disconnected from the oscillation circuit in stop mode in order to reduce the amount of power consumed by the chip. The XIN clock oscillation circuit may also be configured by feeding an externally generated clock to the XOUT pin.

Figure 9.4 shows Examples of XIN Clock Connection Circuit.


During and after a reset, the XIN clock stops.

After setting the CM13 bit in the CM1 register to 1 (XIN-XOUT pin), the XIN clock starts oscillating when the CM05 bit in the CM0 register is set to 0 (XIN clock oscillates). After the XIN clock oscillation stabilizes, the XIN clock is used as the CPU clock source when the OCD2 bit in the OCD register is set to 0 (XIN clock selected).

The power consumption can be reduced by setting the CM05 bit in the CM0 register to 1 (XIN clock stops) if the OCD2 bit is set to 1 (on-chip oscillator clock selected).

When an externally generated clock is input to the XOUT pin, the XIN clock does not stop even if the CM05 bit is set to 1. If necessary, use an external circuit to stop the clock.

In stop mode, all clocks including the XIN clock stop. Refer to 9.7 Power Control for details.



externally, insert a feedback resistor between XIN and XOUT following the instructions.

Examples of XIN Clock Connection Circuit Figure 9.4

9. Clock Generation Circuit R8C/33A Group

9.4 **On-Chip Oscillator Clock**

The on-chip oscillator clock is supplied by the on-chip oscillator (high-speed on-chip oscillator or low-speed onchip oscillator). This clock is selected by the FRA01 bit in the FRA0 register.

9.4.1 **Low-Speed On-Chip Oscillator Clock**

The clock generated by the low-speed on-chip oscillator is used as the clock source for the CPU clock, peripheral function clock, fOCO, fOCO-S, and fOCO128.

After a reset, the on-chip oscillator clock generated by the low-speed on-chip oscillator divided by 1 (no division) is selected as the CPU clock.

If the XIN clock stops oscillating when bits OCD1 to OCD0 in the OCD register are set to 11b, the low-speed on-chip oscillator automatically starts operating and supplies the necessary clock for the MCU.

The frequency of the low-speed on-chip oscillator varies depending on the supply voltage and the operating ambient temperature. Application products must be designed with sufficient margin to allow for frequency changes.

9.4.2 **High-Speed On-Chip Oscillator Clock**

The clock generated by the high-speed on-chip oscillator is used as the clock source for the CPU clock, peripheral function clock, fOCO, fOCO-F, fOCO40M, and fOCO128.

To use the high-speed on-chip oscillator clock as the clock source for the CPU clock, peripheral clock, fOCO, and fOCO-F, set bits FRA20 to FRA22 in the FRA2 register as follows:

•All division mode can be set when VCC = 3.0 V to 5.5 V000b to 111b

•Divide ratio of 4 or more when VCC = 2.7 V to 5.5 V 010b to 111b (divide by 4 or more) •Divide ratio of 8 or more when VCC = 2.2 V to 5.5 V 110b to 111b (divide by 8 or more)

After a reset, the on-chip oscillator clock generated by the high-speed on-chip oscillator stops. Oscillation is started by setting the FRA00 bit in the FRA0 register to 1 (high-speed on-chip oscillator on).

Frequency correction data is stored in registers FRA4 to FRA7.

To adjust the frequency of the high-speed on-chip oscillator clock to 36.864 MHz, first transfer the correction value in the FRA4 register to the FRA1 register and the correction value in the FRA5 register to the FRA3 register before using the values. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode (refer to Table 21.8 and Table 22.8 Bit Rate Setting Example in UART Mode).

To adjust the frequency of the high-speed on-chip oscillator clock to 32 MHz, first transfer the correction value in the FRA6 register to the FRA1 register and the correction value in the FRA7 register to the FRA3 register before using the values.

9.5 **XCIN Clock**


The XCIN clock is supplied by the XCIN clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The XCIN clock oscillation circuit is configured by connecting a resonator between the XCIN and XCOUT pins. The XCIN clock oscillation circuit includes an on-chip a feedback resistor, which is disconnected from the oscillation circuit in stop mode in order to reduce the amount of power consumed by the chip. The XCIN clock oscillation circuit may also be configured by feeding an externally generated clock to the XCIN pin.

Figure 9.5 shows Examples of XCIN Clock Connection Circuits.

During and after a reset, the XCIN clock stops.

After setting the CM04 bit in the CM0 register to 1 (XCIN-XCOUT pin), the XCIN clock starts oscillating when the CM03 bit in the CM0 register is set to 1 (XCIN clock oscillates). After the XCIN clock oscillation stabilizes, the XCIN clock is used as the CPU clock source when the CM07 bit in the CM0 register is set to 1 (XCIN clock). To input an externally generated clock to the XCIN pin, also set the CM04 bit in the CM0 register to 1 (XCIN-XCOUT pin). Leave the XCOUT pin open at this time.

This MCU has an on-chip feedback resistor, which can be disabled/enabled by the CM12 bit in the CM1 register. In stop mode, all clocks including the XCIN clock stop. Refer to 9.7 Power Control for details.



When the oscillation drive capacity is set to low, check that oscillation is stable. If the oscillator manufacturer's datasheet specifies that a feedback resistor be added to the chip externally,

insert a feedback resistor between XCIN and XCOUT following the instructions.

Figure 9.5 **Examples of XCIN Clock Connection Circuits**

manufacturer.

CPU Clock and Peripheral Function Clock 9.6

There are a CPU clock to operate the CPU and a peripheral function clock to operate the peripheral functions. Refer to Figure 9.1 Clock Generation Circuit (With XIN and XCIN Pins Shared).

9.6.1 System Clock

The system clock is the clock source for the CPU and peripheral function clocks. The XIN clock, the XCIN clock, or the on-chip oscillator clock can be selected.

9.6.2 **CPU Clock**

The CPU clock is an operating clock for the CPU and the watchdog timer.

The system clock divided by 1 (no division), 2, 4, 8, or 16 is used as the CPU clock. Use the CM06 bit in the CM0 register and bits CM16 and CM17 in the CM1 register to select the value of the division.

Also, use the XCIN clock while the XCIN clock oscillation stabilizes.

After a reset, the low-speed on-chip oscillator clock divided by 1 (no division) is used as the CPU clock.

When the MCU enters stop mode, the CM06 bit is set to 1 (divide-by-8 mode). To enter stop mode, set the CM35 bit in the CM3 register to 0 (settings of CM06 in CM0 register and bits CM16 and CM17 in CM1 register enabled).

9.6.3 Peripheral Function Clock (f1, f2, f4, f8, and f32)

The peripheral function clock is an operating clock for the peripheral functions.

The fi (i = 1, 2, 4, 8, and 32) clock is generated by the system clock divided by i. It is used for timers RA, RB, RC, RE, the serial interface, and the A/D converter.

If the MCU enters wait mode after the CM02 bit in the CM0 register is set to 1 (peripheral function clock stops in wait mode), the fi clock stops.

9.6.4 **fOCO**

fOCO is an operating clock for the peripheral functions.

This clock runs at the same frequency as the on-chip oscillator clock and can be used as the source for timer

In wait mode, the fOCO clock does not stop.

9.6.5 fOCO40M

fOCO40M is used as the count source for timer RC.

This clock is generated by the high-speed on-chip oscillator and supplied by setting the FRA00 bit to 1.

In wait mode, the fOCO40M clock does not stop.

This clock can be used with supply voltage VCC = 3.0 to 5.5 V.

9.6.6 fOCO-F

fOCO-F is used as the count source for timer RC and the A/D converter.

fOCO-F is a clock generated by the high-speed on-chip oscillator and divided by i (i = 2, 3, 4, 5, 6, 7, 8, and 9; divide ratio selected by the FRA2 register). This clock is supplied by setting the FRA00 bit to 1.

In wait mode, the fOCO-F clock does not stop.

9.6.7 fOCO-S

fOCO-S is an operating clock for the voltage detection circuit.

This clock is generated by the low-speed on-chip oscillator and supplied by setting the CM14 bit to 0 (lowspeed on-chip oscillator on).

In wait mode, the fOCO-S clock does not stop.

9.6.8 fOCO128

fOCO128 is a clock generated by dividing fOCO-S or fOCO-F by 128. When the FRA03 bit is set to 0, fOCO-S divided by 128 is selected. When this bit is set to 1, fOCO-F divided by 128 is selected. fOCO128 is configured as the capture signal used in the TRCGRA register for timer RC.

9.6.9 fC, fC2, fC4, and fC32

fC, fC2, fC4, and fC32 are used for timers RA, RE, and the serial interface.

Use theses clocks while the XCIN clock oscillation stabilizes.

9.6.10 **fOCO-WDT**

fOCO-WDT is an operating clock for the watchdog timer.

This clock is generated by the low-speed on-chip oscillator for the watchdog timer and supplied by setting the CSPRO bit in the CSPR register to 1 (count source protect mode enabled).

In count source protection mode for the watchdog timer, the fOCO-WDT clock does not stop.

9.7 Power Control

There are three power control modes. All modes other than wait mode and stop mode are referred to as standard operating mode.

9.7.1 Standard Operating Mode

Standard operating mode is further separated into four modes.

In standard operating mode, the CPU and peripheral function clocks are supplied to operate the CPU and the peripheral functions. Power consumption control is enabled by controlling the CPU clock frequency. The higher the CPU clock frequency, the more processing power increases. The lower the CPU clock frequency, the more power consumption decreases. If unnecessary oscillator circuits stop, power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source needs to be oscillating and stable. If the new clock source is the XIN clock or XCIN clock, allow sufficient wait time in a program until oscillation stabilizes before the MCU exits.

Table 9.2 Settings and Modes of Clock Associated Bits

| Modes | | OCD Register | I I | | CM0 Register | | | | | FRA0 Register | | |
|-------------------------------|--------------|-----------------|---------------|------|--------------|------|------|------|------|---------------|-------|-------|
| | | OCD2 | CM17, CM16 | CM14 | CM13 | CM07 | CM06 | CM05 | CM04 | CM03 | FRA01 | FRA00 |
| High-speed clock mode | No division | 0 | 00b | _ | 1 | 0 | 0 | 0 | _ | _ | - | _ |
| | Divide-by-2 | 0 | 01b | _ | 1 | 0 | 0 | 0 | - | _ | - | - |
| | Divide-by-4 | 0 | 10b | _ | 1 | 0 | 0 | 0 | _ | _ | _ | _ |
| | Divide-by-8 | 0 | _ | _ | 1 | 0 | 1 | 0 | _ | _ | - | _ |
| | Divide-by-16 | 0 | 11b | _ | 1 | 0 | 0 | 0 | _ | _ | _ | _ |
| Low-speed | No division | - | 00b | _ | - | 1 | 0 | _ | 1 | 0 | _ | _ |
| clock mode | Divide-by-2 | - | 01b | _ | - | 1 | 0 | _ | 1 | 0 | _ | _ |
| | Divide-by-4 | - | 10b | _ | - | 1 | 0 | _ | 1 | 0 | _ | _ |
| | Divide-by-8 | - | _ | _ | - | 1 | 1 | _ | 1 | 0 | _ | _ |
| | Divide-by-16 | - | 11b | _ | - | 1 | 0 | _ | 1 | 0 | - | _ |
| High-speed | No division | 1 | 00b | _ | - | 0 | 0 | _ | _ | _ | 1 | 1 |
| on-chip | Divide-by-2 | 1 | 01b | _ | _ | 0 | 0 | _ | _ | _ | 1 | 1 |
| oscillator | Divide-by-4 | 1 | 10b | _ | _ | 0 | 0 | _ | _ | _ | 1 | 1 |
| mode | Divide-by-8 | 1 | _ | _ | - | 0 | 1 | _ | _ | _ | 1 | 1 |
| | Divide-by-16 | 1 | 11b | _ | - | 0 | 0 | _ | _ | _ | 1 | 1 |
| Low-speed | No division | 1 | 00b | 0 | _ | 0 | 0 | _ | - | _ | 0 | _ |
| on-chip oscillator mode | Divide-by-2 | 1 | 01b | 0 | - | 0 | 0 | _ | _ | _ | 0 | _ |
| | Divide-by-4 | 1 | 10b | 0 | _ | 0 | 0 | - | - | _ | 0 | _ |
| | Divide-by-8 | 1 | _ | 0 | _ | 0 | 1 | - | ı | - | 0 | _ |
| | Divide-by-16 | 1 | 11b | 0 | - | 0 | 0 | _ | - | _ | 0 | _ |

^{-:} Indicates that either 0 or 1 can be set.

9.7.1.1 **High-Speed Clock Mode**

The XIN clock divided by 1 (no division), 2, 4, 8, or 16 is used as the CPU clock. If the CM14 bit is set to 0 (low-speed on-chip oscillator on) or the FRA00 bit in the FRA0 register is set to 1 (high-speed on-chip oscillator on), fOCO can be used for timer RA.

Also, if the FRA00 bit is set to 1, fOCO40M can be used for timer RC.

If the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used for the voltage detection circuit.

9.7.1.2 **Low-Speed Clock Mode**

The XCIN clock divided by 1 (no division), 2, 4, 8, or 16 is used as the CPU clock.

In this mode, low consumption operation is enabled by stopping the XIN clock and the high-speed on-chip oscillator, and by setting the FMR27 bit in the FMR2 register to 1 (flash memory low-consumption-current read mode enabled).

Also, if the FRA00 bit is set to 1, fOCO40M can be used for timer RC.

If the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used for the voltage detection

To enter wait mode from low-speed clock mode, lower consumption current in wait mode is enabled by setting the VCA20 bit in the VCA2 register to 1 (internal power low consumption enabled).

To reduce the power consumption, refer to **32. Reducing Power Consumption**.

9.7.1.3 **High-Speed On-Chip Oscillator Mode**

The high-speed on-chip oscillator is used as the on-chip oscillator clock when the FRA00 bit in the FRA0 register is set to 1 (high-speed on-chip oscillator on) and the FRA01 bit in the FRA0 register is set to 1. The onchip oscillator divided by 1 (no division), 2, 4, 8, or 16 is used as the CPU clock. If the FRA00 bit is set to 1, fOCO40M can be used for timer RC.

Also, if the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used for the voltage detection circuit.

9.7.1.4 **Low-Speed On-Chip Oscillator Mode**

If the CM14 bit in the CM1 register is set to 0 (low-speed on-chip oscillator on) and the FRA01 bit in the FRA0 register is set to 0, the low-speed on-chip oscillator is used as the on-chip oscillator clock. At this time, the onchip oscillator clock divided by 1 (no division), 2, 4, 8 or 16 is used as the CPU clock. The on-chip oscillator clock is also the clock source for the peripheral function clocks. If the FRA00 bit is set to 1, fOCO40M can be used for timer RC.

Also, if the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used for the voltage detection

In this mode, low consumption operation is enabled by stopping the XIN clock and the high-speed on-chip oscillator, and by setting the FMR27 bit in the FMR2 register to 1 (flash memory low-consumption-current read mode enabled).

To enter wait mode from low-speed clock mode, lower consumption current in wait mode is enabled by setting the VCA20 bit in the VCA2 register to 1 (internal power low consumption enabled).

To reduce the power consumption, refer to **32. Reducing Power Consumption**.

9.7.2 **Wait Mode**

Since the CPU clock stops in wait mode, the CPU operating with the CPU clock and the watchdog timer when count source protection mode is disabled stop. Since the XIN clock, XCIN clock, and on-chip oscillator clock do not stop, the peripheral functions using these clocks continue operating.

9.7.2.1 **Peripheral Function Clock Stop Function**

If the CM02 bit is set to 1 (peripheral function clock stops in wait mode), the f1, f2, f4, f8, and f32 clocks stop in wait mode. This reduces power consumption.

9.7.2.2 **Entering Wait Mode**

The MCU enters wait mode by executing the WAIT instruction or setting the CM30 bit in the CM3 register to 1 (MCU enters wait mode).

When the OCD2 bit in the OCD register is set to 1 (on-chip oscillator selected as system clock), set the OCD1 bit in the OCD register to 0 (oscillation stop detection interrupt disabled) before executing the WAIT instruction or setting the CM30 bit in the CM3 register to 1(MCU enters wait mode).

If the MCU enters wait mode while the OCD1 bit is set to 1 (oscillation stop detection interrupt enabled), current consumption is not reduced because the CPU clock does not stop.

9.7.2.3 Pin Status in Wait Mode

The I/O port retains the status immediately before the MCU enters wait mode.

9.7.2.4 **Exiting Wait Mode**

The MCU exits wait mode by a reset or peripheral function interrupt.

The peripheral function interrupts are affected by the CM02 bit. When the CM02 bit is set to 0 (peripheral function clock does not stop in wait mode), the peripheral function interrupts other than A/D conversion interrupts can be used to exit wait mode. When the CM02 bit is set to 1 (peripheral function clock stops in wait mode), the peripheral functions using the peripheral function clock stop and the peripheral functions operating with external signals or the on-chip oscillator clock can be used to exit wait mode.

Table 9.3 lists Interrupts to Exit Wait Mode and Usage Conditions.

Table 9.3 Interrupts to Exit Wait Mode and Usage Conditions

| Interrupt | CM02 = 0 | CM02 = 1 |
|--|-------------------------------------|---------------------------------------|
| Serial interface interrupt | Usable when operating with internal | Usable when operating with external |
| | or external clock | clock |
| Synchronous serial | Usable in all modes | (Do not use) |
| communication unit interrupt | | |
| / I ² C bus interface interrupt | | |
| Key input interrupt | Usable | Usable |
| A/D conversion interrupt | (Do not use) | (Do not use) |
| Timer RA interrupt | Usable in all modes | Usable if there is no filter in event |
| | | counter mode. |
| | | Usable by selecting fOCO, fC, or |
| | | fC32 as count source. |
| Timer RB interrupt | Usable in all modes | (Do not use) |
| Timer RC interrupt | Usable in all modes | (Do not use) |
| Timer RE interrupt | Usable in all modes | Usable when operating in real time |
| | | clock mode |
| INT interrupt | Usable | Usable (INT0, INT1, INT3 can be |
| | | used if there is no filter.) |
| Voltage monitor 1 interrupt | Usable | Usable |
| Voltage monitor 2 interrupt | Usable | Usable |
| Oscillation stop detection | Usable | (Do not use) |
| interrupt | | |
| Comparator A1 interrupt | Usable | Usable |
| Comparator A2 interrupt | Usable | Usable |

Figure 9.6 shows the Time from Wait Mode to Interrupt Routine Execution after CM30 Bit in CM3 Register is Set to 1 (MCU Enters Wait Mode).

To use a peripheral function interrupt to exit wait mode, set up the following before setting the CM30 bit to 1.

- (1) Set the interrupt priority level in bits ILVL2 to ILVL0 in the interrupt control registers of the peripheral function interrupts to be used for exiting wait mode. Set bits ILVL2 to ILVL0 of the peripheral function interrupts that are not to be used for exiting wait mode to 000b (interrupt disabled).
- (2) Operate the peripheral function to be used for exiting wait mode.

When the MCU exits by a peripheral function interrupt, the time (number of cycles) between interrupt request generation and interrupt routine execution is determined by the settings of the FMSTP bit in the FMR0 register and the VCA20 bit in the VCA2 register, as shown in Figure 9.6.

The clock set by bits CM35, CM36, and CM37 in the CM3 register is used as the CPU clock when the MCU exits wait mode by a peripheral function interrupt. At this time, the CM06 bit in the CM0 register and bits CM16 and CM17 in the CM1 register automatically change.




Figure 9.6 Time from Wait Mode to Interrupt Routine Execution after CM30 Bit in CM3 Register is Set to 1 (MCU Enters Wait Mode)

Figure 9.7 shows the Time from Wait Mode to Interrupt Routine Execution after WAIT instruction is Executed. To use a peripheral function interrupt to exit wait mode, set up the following before executing the WAIT instruction.

- (1) Set the interrupt priority level in bits ILVL2 to ILVL0 of the peripheral function interrupts to be used for exiting stop mode. Set bits ILVL2 to ILVL0 of the peripheral function interrupts that are not to be used for exiting stop mode to 000b (interrupt disabled).
- (2) Set the I flag to 1.
- (3) Operate the peripheral function to be used for exiting stop mode.

When the MCU exits by a peripheral function interrupt, the time (number of cycles) between interrupt request generation and interrupt routine execution is determined by the settings of the FMSTP bit in the FMR0 register and the VCA20 bit in the VCA2 register, as shown in Figure 9.7.

The clock set by bits CM35, CM36, and CM37 in the CM3 register is used as the CPU clock when the MCU exits wait mode by a peripheral function interrupt. At this time, the CM06 bit in the CM0 register and bits CM16 and CM17 in the CM1 register automatically change.




Figure 9.7 Time from Wait Mode to Interrupt Routine Execution after WAIT instruction is **Executed**

9.7.3 **Stop Mode**

Since all oscillator circuits except fOCO-WDT stop in stop mode, the CPU and peripheral function clocks stop and the CPU and the peripheral functions operating with these clocks also stop. The least power required to operate the MCU is in stop mode. If the voltage applied to the VCC pin is VRAM or more, the contents of internal RAM is retained.

The peripheral functions clocked by external signals continue operating.

Table 9.4 lists Interrupts to Exit Stop Mode and Usage Conditions.

Table 9.4 Interrupts to Exit Stop Mode and Usage Conditions

| Interrupt | Usage Conditions |
|-----------------------------|---|
| Key input interrupt | - |
| INT0, INT1, INT3 interrupt | Usable if there is no filter |
| Timer RA interrupt | Usable if there is no filter when external pulse is counted in event counter |
| | mode |
| Serial interface interrupt | When external clock selected |
| Voltage monitor 1 interrupt | Usable in digital filter disabled mode (VW1C1 bit in VW1C register is set to 1) |
| Voltage monitor 2 interrupt | Usable in digital filter disabled mode (VW2C1 bit in VW2C register is set to 1) |
| Comparator A1 interrupt | Usable in digital filter disabled mode (VW1C1 bit in VW1C register is set to 1) |
| Comparator A2 interrupt | Usable in digital filter disabled mode (VW2C1 bit in VW2C register is set to 1) |

9.7.3.1 **Entering Stop Mode**

The MCU enters stop mode when the CM10 bit in the CM1 register is set to 1 (all clocks stop). At the same time, the CM06 bit in the CM0 register is set to 1 (divide-by-8 mode).

To use stop mode, set the following before the MCU enters stop mode:

- Bits OCD1 to OCD0 in the OCD register = 00b
- CM35 bit in CM3 register = 0 (settings of CM06 bit in CM0 register and bits CM16 and CM17 in CM1 register enabled)

9.7.3.2 **Pin Status in Stop Mode**

The I/O port retains the status before the MCU enters wait mode.

However, when the CM13 bit in the CM1 register is set to 1 (XIN-XOUT pin), the XOUT(P4_7) pin is held "H". When the CM13 bit is set to 0 (input ports P4_6 and P4_7), the P4_7(XOUT pin) is held in an input status.

9.7.3.3 **Exiting Stop Mode**

The MCU exits stop mode by a reset or peripheral function interrupt.

Figure 9.8 shows the Time from Stop Mode to Interrupt Routine Execution.

To use a peripheral function interrupt to exit stop mode, set up the following before setting the CM10 bit to 1.

- (1) Set the interrupt priority level in bits ILVL2 to ILVL0 of the peripheral function interrupts to be used for exiting stop mode. Set bits ILVL2 to ILVL0 of the peripheral function interrupts that are not to be used for exiting stop mode to 000b (interrupt disabled).
- (2) Set the I flag to 1.
- (3) Operate the peripheral function to be used for exiting stop mode. When the MCU exits stop mode by a peripheral function interrupt, the interrupt sequence is executed when an interrupt request is generated and the CPU clock supply starts.

The clock used immediately before stop mode divided by 8 is used as the CPU clock when the MCU exits stop mode by a peripheral function interrupt. To enter stop mode, set the CM35 bit in the CM3 register to 0 (settings of CM06 bit in CM0 register and bits CM16 and CM17 in CM1 register enabled)




Figure 9.8 **Time from Stop Mode to Interrupt Routine Execution**

Figure 9.9 shows the State Transitions in Power Control Mode.




Figure 9.9 State Transitions in Power Control Mode

9.8 **Oscillation Stop Detection Function**

The oscillation stop detection function detects the stop of the XIN clock oscillating circuit. The oscillation stop detection function can be enabled and disabled by the OCD0 bit in the OCD register. Table 9.5 lists the Specifications of Oscillation Stop Detection Function.

When the XIN clock is the CPU clock source and bits OCD1 to OCD0 are set to 11b, the MCU is placed in the following state if the XIN clock stops.

- OCD2 bit in OCD register = 1 (on-chip oscillator clock selected)
- OCD3 bit in OCD register = 1 (XIN clock stops)
- CM14 bit in CM1 register = 0 (low-speed on-chip oscillator oscillates)
- Oscillation stop detection interrupt request is generated

Specifications of Oscillation Stop Detection Function Table 9.5

| Item | Specification |
|---|--|
| Oscillation stop detection clock and | f(XIN) ≥ 2 MHz |
| frequency bandwidth | |
| Enabled condition for oscillation stop | Bits OCD1 to OCD0 set to 11b |
| detection function | |
| Operation at oscillation stop detection | Oscillation stop detection interrupt generated |

9.8.1 **How to Use Oscillation Stop Detection Function**

- The oscillation stop detection interrupt shares a vector with the voltage monitor 1 interrupt, the voltage monitor 2 interrupt, and the watchdog timer interrupt. To use the oscillation stop detection interrupt and watchdog timer interrupt, the interrupt source needs to be determined.
 - Table 9.6 lists the Determination of Interrupt Sources for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 1, or Voltage Monitor 2 Interrupt. Figure 9.11 shows an Example of Determining Interrupt Sources for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 1, or Voltage Monitor 2 Interrupt.
- When the XIN clock restarts after oscillation stop, switch the XIN clock to the clock source for the CPU clock and the peripheral functions by a program.
 - Figure 9.10 shows the Procedure for Switching Clock Source from Low-Speed On-Chip Oscillator to XIN Clock.
- To enter wait mode while the oscillation stop detection function is used, set the CM02 bit to 0 (peripheral function clock does not stop in wait mode).
- Since the oscillation stop detection function is a function for cases where the XIN clock is stopped by an external cause, set bits OCD1 to OCD0 to 00b to stop or start the XIN clock by a program (select stop mode or change the CM05 bit).
- This function cannot be used when the XIN clock frequency is below 2 MHz. In this case, set bits OCD1 to OCD0 to 00b.
- To use the low-speed on-chip oscillator clock as the clock source for the CPU clock and the peripheral functions after detecting the oscillation stop, set the FRA01 bit in the FRA0 register to 0 (low-speed on-chip oscillator selected) and bits OCD1 to OCD0 to 11b.
 - To use the high-speed on-chip oscillator clock as the clock source for the CPU clock and the peripheral functions after detecting the oscillation stop, first set the FRA00 bit to 1 (high-speed on-chip oscillator oscillates) and the FRA01 bit to 1 (high-speed on-chip oscillator selected). Then set bits OCD1 to OCD0 to

Table 9.6 **Determination of Interrupt Sources for Oscillation Stop Detection, Watchdog Timer,** Voltage Monitor 1, or Voltage Monitor 2 Interrupt

| Generated Interrupt Source | Bit Indicating Interrupt Source |
|----------------------------|--|
| Oscillation stop detection | (a) OCD3 bit in OCD register = 1 |
| ((a) or (b)) | (b) OCD1 to OCD0 bits in OCD register = 11b and OCD2 bit = 1 |
| Watchdog timer | VW2C3 bit in VW2C register = 1 |
| Voltage monitor 1 | VW1C2 bit in VW1C register = 1 |
| Voltage monitor 2 | VW2C2 bit in VW2C register = 1 |




Figure 9.10 Procedure for Switching Clock Source from Low-Speed On-Chip Oscillator to XIN Clock




Figure 9.11 Example of Determining Interrupt Sources for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 1, or Voltage Monitor 2 Interrupt

9.9 **Notes on Clock Generation Circuit**

9.9.1 Stop Mode

To enter stop mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then the CM10 bit in the CM1 register to 1 (stop mode). An instruction queue pre-reads 4 bytes from the instruction which sets the CM10 bit to 1 (stop mode) and the program stops.

Insert at least four NOP instructions following the JMP.B instruction after the instruction which sets the CM10 bit to 1.

• Program example to enter stop mode

; CPU rewrite mode disabled **BCLR** 1,FMR0 ; Protect disabled **BSET** 0,PRCR **FSET** ; Enable interrupt Ι 0,CM1 ; Stop mode **BSET** LABEL_001 JMP.B LABEL_001: **NOP NOP NOP NOP**

9.9.2 **Wait Mode**

To enter wait mode with the WAIT instruction, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then execute the WAIT instruction. An instruction queue pre-reads 4 bytes from the WAIT instruction and the program stops. Insert at least four NOP instructions after the WAIT instruction.

• Program example to execute the WAIT instruction

1,FMR0 ; CPU rewrite mode disabled **BCLR FSET** Ι ; Enable interrupt WAIT ; Wait mode **NOP NOP** NOP NOP

9.9.3 **Oscillation Stop Detection Function**

Since the oscillation stop detection function cannot be used if the XIN clock frequency is below 2 MHz, set bits OCD1 to OCD0 to 00b.

9.9.4 **Oscillation Circuit Constants**

Consult the oscillator manufacturer to determine the optimal oscillation circuit constants for the user system. To use the MCU with supply voltage below VCC = 2.7 V, it is recommended to set the CM11 bit in the CM1 register to 1 (on-chip feedback resistor disabled) and connect the feedback resistor to the chip externally.

R8C/33A Group 10. Protection

10. Protection

The protection function protects important registers from being easily overwritten if a program runs out of control. The registers protected by the PRCR register are as follows:

- Registers protected by PRC0 bit: Registers CM0, CM1, CM3, OCD, FRA0, FRA1, FRA2, and FRA3
- Registers protected by PRC1 bit: Registers PM0 and PM1
- Registers protected by PRC2 bit: PD0 register
- Registers protected by PRC3 bit: Registers OCVREFCR, VCA2, VD1LS, VW0C, VW1C, and VW2C

10.1 Register

10.1.1 **Protect Register (PRCR)**

| Address UUUAn | | | | | | | | | |
|---------------|----|----|----|----|------|------|------|------|--|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | _ | _ | _ | _ | PRC3 | PRC2 | PRC1 | PRC0 | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| Bit | Symbol | Bit Name | Function | R/W |
|----------|--------|---------------|---|-----|
| b0 | PRC0 | Protect bit 0 | Enables writing to registers CM0, CM1, CM3, OCD, FRA0, FRA1, FRA2, and FRA3. 0: Write disabled 1: Write enabled | R/W |
| b1 | PRC1 | Protect bit 1 | Enables writing to registers PM0 and PM1. 0: Write disabled 1: Write enabled | R/W |
| b2 | PRC2 | Protect bit 2 | Enables writing to the PD0 register. 0: Write disabled 1: Write enabled (1) | R/W |
| b3 | PRC3 | Protect bit 3 | Enables writing to registers OCVREFCR, VCA2, VD1LS, VW0C, VW1C, and VW2C. 0: Write disabled 1: Write enabled | R/W |
| b4 | _ | Reserved bits | Set to 0. | R/W |
| b5 | _ | | | |
| b6 b7 | _ _ | Reserved bits | When read, the content is 0. | R |

Note:

1. The PRC2 bit is set to 0 after writing 1 to it and executing a write to any address. Since the other bits are not set to 0, set them to 0 by a program.

11. Interrupts

11.1 Overview

11.1.1 **Types of Interrupts**

Figure 11.1 shows the Types of Interrupts.




Figure 11.1 **Types of Interrupts**

• Maskable interrupts: These interrupts are enabled or disabled by the interrupt enable flag (I flag).

The interrupt priority can be changed based on the interrupt priority level.

• Non-maskable interrupts: These interrupts are not enabled or disabled by the interrupt enable flag (I flag).

The interrupt priority cannot be changed based on the interrupt priority level.

11.1.2 **Software Interrupts**

A software interrupt is generated when an instruction is executed. Software interrupts are non-maskable.

Undefined Instruction Interrupt

An undefined instruction interrupt is generated when the UND instruction is executed.

11.1.2.2 **Overflow Interrupt**

An overflow interrupt is generated when the O flag is set to 1 (arithmetic operation overflow) and the INTO instruction is executed. Instructions that set the O flag are as follows:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, and SUB.

11.1.2.3 **BRK Interrupt**

A BRK interrupt is generated when the BRK instruction is executed.

11.1.2.4 **INT Instruction Interrupt**

An INT instruction interrupt is generated when the INT instruction is executed. Software interrupt numbers 0 to 63 can be specified with the INT instruction. Because some software interrupt numbers are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

For software interrupt numbers 0 to 31, the U flag is saved on the stack during instruction execution and the U flag is set to 0 (ISP selected) before the interrupt sequence is executed. The U flag is restored from the stack when returning from the interrupt routine. For software interrupt numbers 32 to 63, the U flag does not change state during instruction execution, and the selected SP is used.

11.1.3 Special Interrupts

Special interrupts are non-maskable.

11.1.3.1 Watchdog Timer Interrupt

A watchdog timer interrupt is generated by the watchdog timer. For details, refer to 14. Watchdog Timer.

11.1.3.2 Oscillation Stop Detection Interrupt

An oscillation stop detection interrupt is generated by the oscillation stop detection function. For details of the oscillation stop detection function, refer to **9. Clock Generation Circuit**.

11.1.3.3 Voltage Monitor 1/Comparator A1 Interrupt

A voltage monitor 1/comparator A1 interrupt is generated by the voltage detection circuit or the comparator A. A non-maskable or maskable interrupt can be selected by IRQ1SEL bit in the CMPA register. For details of the voltage detection circuit, refer to **6. Voltage Detection Circuit** and for details of the comparator A, refer to **29. Comparator A**.

11.1.3.4 Voltage Monitor 2/Comparator A2 Interrupt

A voltage monitor 2/comparator A2 interrupt is generated by the voltage detection circuit or the comparator A. A non-maskable or maskable interrupt can be selected by IRQ2SEL bit in the CMPA register. For details of the voltage detection circuit, refer to **6. Voltage Detection Circuit** and for details of the comparator A, refer to **29. Comparator A**.

11.1.3.5 Single-Step Interrupt, and Address Break Interrupt

Do not use these interrupts. They are provided exclusively for use by development tools.

11.1.3.6 Address Match Interrupt

An address match interrupt is generated immediately before executing an instruction that is stored at an address indicated by registers RMAD0 to RMAD1 if the AIER0 bit in the AIER0 register or the AIER1 bit in the AIER1 register is set to 1 (address match interrupt enabled).

For details of the address match interrupt, refer to 11.6 Address Match Interrupt.

11.1.4 Peripheral Function Interrupts

A peripheral function interrupt is generated by a peripheral function in the MCU. Peripheral function interrupts are maskable. Refer to **Table 11.2 Relocatable Vector Tables** for sources of the corresponding peripheral function interrupt. For details of peripheral functions, refer to the descriptions of individual peripheral functions.

11.1.5 **Interrupts and Interrupt Vectors**

There are 4 bytes in each vector. Set the starting address of an interrupt routine in each interrupt vector. When an interrupt request is acknowledged, the CPU branches to the address set in the corresponding interrupt vector. Figure 11.2 shows an Interrupt Vector.




Figure 11.2 **Interrupt Vector**

11.1.5.1 **Fixed Vector Tables**

The fixed vector tables are allocated addresses 0FFDCh to 0FFFFh.

Table 11.1 lists the Fixed Vector Tables. The vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to 31.3 Functions to Prevent Flash Memory from being Rewritten.

Table 11.1 Fixed Vector Tables

| Interrupt Source | Vector Addresses Address (L) to (H) | Remarks | Reference | |
|----------------------------------|--|---------------------------|------------------------------|--|
| Undefined instruction | 0FFDCh to 0FFDFh | Interrupt with | R8C/Tiny Series | |
| | | UND instruction | Software Manual | |
| Overflow | 0FFE0h to 0FFE3h | Interrupt with | | |
| | | INTO instruction | | |
| BRK instruction | 0FFE4h to 0FFE7h | If the content of address | | |
| | | 0FFE7h is FFh, | | |
| | | program execution | | |
| | | starts from the address | | |
| | | shown by the vector in | | |
| | | the relocatable vector | | |
| | | table. | | |
| Address match | 0FFE8h to 0FFEBh | | 11.6 Address Match | |
| | | | Interrupt | |
| Single step (1) | 0FFECh to 0FFEFh | | | |
| Watchdog timer, | 0FFF0h to 0FFF3h | | 14. Watchdog Timer | |
| Oscillation stop detection, | | | 9. Clock Generation Circuit | |
| Voltage monitor 1/comparator A1, | | | 6. Voltage Detection Circuit | |
| Voltage monitor 2/comparator A2 | | | 29. Comparator A | |
| Address break (1) | 0FFF4h to 0FFF7h | | | |
| (Reserved) | 0FFF8h to 0FFFBh | | | |
| Reset | 0FFFCh to 0FFFFh | | 5. Resets | |

Note:

1. Do not use these interrupts. They are provided exclusively for use by development tools.

Relocatable Vector Tables 11.1.5.2

The relocatable vector tables occupy 256 bytes beginning from the starting address set in the INTB register. Table 11.2 lists the Relocatable Vector Tables.

Table 11.2 Relocatable Vector Tables

| Interrupt Source | Vector Addresses (1) Address (L) to Address (H) | Software Interrupt Number | Interrupt Control Register | Reference |
|--|---|---------------------------------|-------------------------------|--|
| BRK instruction (3) | +0 to +3 (0000h to 0003h) | 0 | _ | R8C/Tiny Series Software Manual |
| Flash memory ready | +4 to +7 (0004h to 0007h) | 1 | FMRDYIC | 31. Flash Memory |
| (Reserved) | (1111) | 2 to 5 | _ | _ |
| (Reserved) | +24 to +27 (0018h to 001Bh) | 6 | _ | _ |
| Timer RC | +28 to +31 (001Ch to 001Fh) | 7 | TRCIC | 19. Timer RC |
| (Reserved) | +32 to +35 (0020h to 0023h) | 8 | _ | _ |
| (Reserved) | +36 to +39 (0024h to 0027h) | 9 | _ | _ |
| Timer RE | +40 to +43 (0028h to 002Bh) | 10 | TREIC | 20. Timer RE |
| UART2 transmit/NACK2 | +44 to +47 (002Ch to 002Fh) | 11 | S2TIC | 22. Serial Interface |
| UART2 receive/ACK2 | +48 to +51 (0030h to 0033h) | 12 | S2RIC | (UART2) |
| Key input | +52 to +55 (0034h to 0037h) | 13 | KUPIC | 11.5 Key Input Interrupt |
| A/D conversion | +56 to +59 (0038h to 003Bh) | 14 | ADIC | 27. A/D Converter |
| Synchronous serial communication unit / I ² C bus interface (2) | +60 to +63 (003Ch to 003Fh) | 15 | SSUIC/IICIC | 24. Synchronous Serial Communication Unit (SSU), 25. I ² C bus Interface |
| (Reserved) | | 16 | _ | _ |
| UART0 transmit | +68 to +71 (0044h to 0047h) | 17 | S0TIC | 21. Serial Interface |
| UART0 receive | +72 to +75 (0048h to 004Bh) | 18 | S0RIC | (UARTi (i = 0 or 1)) |
| UART1 transmit | +76 to +79 (004Ch to 004Fh) | 19 | S1TIC | |
| UART1 receive | +80 to +83 (0050h to 0053h) | 20 | S1RIC | |
| (Reserved) | +84 to +87 (0054h to 0057h) | 21 | _ | _ |
| Timer RA | +88 to +91 (0058h to 005Bh) | 22 | TRAIC | 17. Timer RA |
| (Reserved) | | 23 | _ | _ |
| Timer RB | +96 to +99 (0060h to 0063h) | 24 | TRBIC | 18. Timer RB |
| ĪNT1 | +100 to +103 (0064h to 0067h) | 25 | INT1IC | 11.4 INT Interrupt |
| ĪNT3 | +104 to +107 (0068h to 006Bh) | 26 | INT3IC | · |
| (Reserved) | | 27 | _ | _ |
| (Reserved) | | 28 | _ | _ |
| ĪNT0 | +116 to +119 (0074h to 0077h) | 29 | INT0IC | 11.4 INT Interrupt |
| UART2 bus collision detection | +120 to +123 (0078h to 007Bh) | 30 | U2BCNIC | 22. Serial Interface (UART2) |
| (Reserved) | | 31 | _ | |
| Software (3) | +128 to +131 (0080h to 0083h) to +164 to +167 (00A4h to 00A7h) | 32 to 41 | _ | R8C/Tiny Series Software Manual |
| (Reserved) | , | 42 to 49 | _ | - |
| Voltage monitor 1/ comparator A1 | +200 to +203 (00C8h to 00CBh) | 50 | VCMP1IC | Voltage Detection Circuit |
| Voltage monitor 2/ comparator A2 | +204 to +207 (00CCh to 00CFh) | 51 | VCMP2IC | 29. Comparator A |
| (Reserved) | | 52 to 55 | _ | _ |
| Software (3) | +224 to +227 (00E0h to 00E3h) to +252 to +255 (00FCh to 00FFh) | 56 to 63 | _ | R8C/Tiny Series Software Manual |

Notes:

- 1. These addresses are relative to those in the INTB register.
- 2. Selectable by the IICSEL bit in the SSUIICSR register.
- 3. These interrupts are not disabled by the I flag.

11.2 Registers

11.2.1 **Interrupt Control Register** (TREIC, S2TIC, S2RIC, KUPIC, ADIC, S0TIC, S0RIC, S1TIC, S1RIC, TRAIC, TRBIC, U2BCNIC, VCMP1IC, VCMP2IC)

Address 004Ah (TREIC), 004Bh (S2TIC), 004Ch (S2RIC), 004Dh (KUPIC), 004Eh (ADIC), 0051h (S0TIC), 0052h (S0RIC), 0053h (S1TIC), 0054h (S1RIC), 0056h (TRAIC), 0058h (TRBIC), 005Eh (U2BCNIC), 0072h (VCMP1IC), 0073h (VCMP2IC),

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|-------|-------|-------|
| Symbol | _ | _ | _ | _ | IR | ILVL2 | ILVL1 | ILVL0 |
| After Reset | Х | Х | Х | X | X | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--|-----|
| b0 | ILVL0 | Interrupt priority level select bit | b2 b1 b0 | R/W |
| b1 | ILVL1 | | 0 0 0: Level 0 (interrupt disabled) 0 0 1: Level 1 | R/W |
| b2 | ILVL2 | | 0 1 0: Level 1 | R/W |
| | | | 0 1 1: Level 3 | |
| | | | 1 0 0: Level 4 | |
| | | | 1 0 1: Level 5 | |
| | | | 1 1 0: Level 6 | |
| | | | 1 1 1: Level 7 | |
| b3 | IR | Interrupt request bit | 0: No interrupt requested | R/W |
| | | | 1: Interrupt requested | (1) |
| b4 | _ | Nothing is assigned. If necessary, set | to 0. | _ |
| b5 | _ | When read, the content is undefined. | | |
| b6 | _ | | | |
| b7 | _ | | | |

Note:

Rewrite the interrupt control register when an interrupt request corresponding to the register is not generated. Refer to 11.8.5 Rewriting Interrupt Control Register.

^{1.} Only 0 can be written to the IR bit. Do not write 1 to this bit.

Interrupt Control Register (FMRDYIC TRCIC, SSUIC/IICIC) 11.2.2

Address 0041h (FMRDYIC), 0047h (TRCIC), 004Fh (SSUIC/IICIC (1))

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|-------|-------|-------|
| Symbol | _ | _ | _ | _ | IR | ILVL2 | ILVL1 | ILVL0 |
| After Reset | Χ | Х | Х | Х | Х | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--------------------------------------|---|-----|
| b0 | ILVL0 | Interrupt priority level select bit | b2 b1 b0 0 0 0: Level 0 (interrupt disabled) | R/W |
| b1 | ILVL1 | | 0 0 1: Level 1 | R/W |
| b2 | ILVL2 | | 0 1 0: Level 2 | R/W |
| | | | 0 1 1: Level 3 | |
| | | | 1 0 0: Level 4 | |
| | | | 1 0 1: Level 5 | |
| | | | 1 1 0: Level 6 | |
| | | | 1 1 1: Level 7 | |
| b3 | IR | Interrupt request bit | 0: No interrupt requested | R |
| | | | 1: Interrupt requested | |
| b4 | _ | Nothing is assigned. If necessary, s | | _ |
| b5 | _ | When read, the content is undefine | ed. | |
| b6 | _ | | | |
| b7 | _ | | | |

Note:

1. Selectable by the IICSEL bit in the SSUIICSR register.

Rewrite the interrupt control register when an interrupt request corresponding to the register is not generated. Refer to 11.8.5 Rewriting Interrupt Control Register.

INTi Interrupt Control Register (INTilC) (i = 0, 1, 3) 11.2.3

Address 0059h (INT1IC), 005Ah (INT3IC), 005Dh (INT0IC)

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|-----|----|-------|-------|-------|
| Symbol | _ | _ | _ | POL | IR | ILVL2 | ILVL1 | ILVL0 |
| After Reset | Χ | Х | 0 | 0 | Х | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W | | |
|-----|--------|--|--|-----|--|--|
| b0 | ILVL0 | Interrupt priority level select bit | 0 0 0: Level 0 (interrupt disabled) | R/W | | |
| b1 | ILVL1 | | 0 0 1: Level 1 | R/W | | |
| b2 | ILVL2 | | 0 1 0: Level 2 | R/W | | |
| | | | 0 1 1: Level 3 | | | |
| | | | 1 0 0: Level 4 | | | |
| | | | 1 0 1: Level 5 | | | |
| | | | 1 1 0: Level 6 | | | |
| | | | 1 1 1: Level 7 | | | |
| b3 | IR | Interrupt request bit | 0: No interrupt requested | R/W | | |
| | | | 1: Interrupt requested | (1) | | |
| b4 | POL | Polarity switch bit (3) | 0: Falling edge selected | R/W | | |
| | | | 1: Rising edge selected ⁽²⁾ | | | |
| b5 | _ | Reserved bit | Set to 0. | R/W | | |
| b6 | _ | Nothing is assigned. If necessary, set to 0. | | | | |
| b7 | _ | When read, the content is undefin | ed. | | | |

Notes:

- 1. Only 0 can be written to the IR bit. Do not write 1 to this bit.
- 2. If the INTiPL bit in the INTEN register is set to 1 (both edges), set the POL bit to 0 (falling edge selected).
- 3. The IR bit may be set to 1 (interrupt requested) when the POL bit is rewritten. Refer to 11.8.4 Changing Interrupt Sources.

Rewrite the interrupt control register when an interrupt request corresponding to the register is not generated. Refer to 11.8.5 Rewriting Interrupt Control Register.

11.3 **Interrupt Control**

The following describes enabling and disabling maskable interrupts and setting the acknowledgement priority. This description does not apply to non-maskable interrupts.

Use the I flag in the FLG register, IPL, and bits ILVL2 to ILVL0 in the corresponding interrupt control register to enable or disable a maskable interrupt. Whether an interrupt is requested or not is indicated by the IR bit in the corresponding interrupt control register.

11.3.1 I Flag

The I flag enables or disables maskable interrupts. Setting the I flag to 1 (enabled) enables maskable interrupts. Setting the I flag to 0 (disabled) disables all maskable interrupts.

11.3.2 **IR Bit**

The IR bit is set to 1 (interrupt requested) when an interrupt request is generated. After the interrupt request is acknowledged and the CPU branches to the corresponding interrupt vector, the IR bit is set to 0 (no interrupt requested).

The IR bit can be set to 0 by a program. Do not write 1 to this bit.

However, the IR bit operations of the timer RC interrupt, the synchronous serial communication unit interrupt, the I²C bus interface interrupt, and the flash memory interrupt are different. Refer to 11.7 Timer RC Interrupt, Synchronous Serial Communication Unit Interrupt, I²C bus Interface Interrupt, and Flash Memory **Interrupt (Interrupts with Multiple Interrupt Request Sources).**

11.3.3 Bits ILVL2 to ILVL0, IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.

Table 11.3 lists the Settings of Interrupt Priority Levels and Table 11.4 lists the Interrupt Priority Levels Enabled by IPL.

The following are the conditions when an interrupt is acknowledged:

- I flag = 1
- IR bit = 1
- Interrupt priority level > IPL

The I flag, IR bit, bits ILVL2 to ILVL0, and IPL are independent of each other. They do not affect one another.

Table 11.3 Settings of Interrupt Priority Levels

| Interrupt Priority Level | Priority |
|------------------------------|--|
| Level 0 (interrupt disabled) | - |
| Level 1 | Low |
| Level 2 | 1 |
| Level 3 | |
| Level 4 | |
| Level 5 | |
| Level 6 | ▼ |
| Level 7 | High |
| | Level 0 (interrupt disabled) Level 1 Level 2 Level 3 Level 4 Level 5 Level 6 |

Table 11.4 Interrupt Priority Levels Enabled by

| IPL | Enabled Interrupt Priority Level |
|------|--------------------------------------|
| 000b | Interrupt level 1 and above |
| 001b | Interrupt level 2 and above |
| 010b | Interrupt level 3 and above |
| 011b | Interrupt level 4 and above |
| 100b | Interrupt level 5 and above |
| 101b | Interrupt level 6 and above |
| 110b | Interrupt level 7 and above |
| 111b | All maskable interrupts are disabled |

11.3.4 Interrupt Sequence

The following describes an interrupt sequence which is performed from when an interrupt request is acknowledged until the interrupt routine is executed.

When an interrupt request is generated while an instruction is being executed, the CPU determines its interrupt priority level after the instruction is completed. The CPU starts the interrupt sequence from the following cycle. However, for the SMOVB, SMOVF, SSTR, or RMPA instruction, if an interrupt request is generated while the instruction is being executed, the MCU suspends the instruction to start the interrupt sequence. The interrupt sequence is performed as indicated below.

Figure 11.3 shows the Time Required for Executing Interrupt Sequence.

- (1) The CPU obtains interrupt information (interrupt number and interrupt request level) by reading address 00000h. The IR bit for the corresponding interrupt is set to 0 (no interrupt requested). (2)
- (2) The FLG register is saved to a temporary register ⁽¹⁾ in the CPU immediately before entering the interrupt sequence.
- (3) The I, D and U flags in the FLG register are set as follows:
 - The I flag is set to 0 (interrupts disabled).
 - The D flag is set to 0 (single-step interrupt disabled).
 - The U flag is set to 0 (ISP selected).
 - However, the U flag does not change state if an INT instruction for software interrupt number 32 to 63 is executed.
- (4) The CPU internal temporary register ⁽¹⁾ is saved on the stack.
- (5) The PC is saved on the stack.
- (6) The interrupt priority level of the acknowledged interrupt is set in the IPL.
- (7) The starting address of the interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, instructions are executed from the starting address of the interrupt routine.




Figure 11.3 Time Required for Executing Interrupt Sequence

Notes:

- 1. These registers cannot be accessed by the user.
- 2. Refer to 11.7 Timer RC Interrupt, Synchronous Serial Communication Unit Interrupt, I²C bus Interface Interrupt, and Flash Memory Interrupt (Interrupts with Multiple Interrupt Request Sources) for the IR bit operations of the timer RC Interrupt, the Synchronous Serial Communication unit Interrupt, and the I²C bus Interface Interrupt.

11.3.5 **Interrupt Response Time**

Figure 11.4 shows the Interrupt Response Time. The interrupt response time is the period from when an interrupt request is generated until the first instruction in the interrupt routine is executed. The interrupt response time includes the period from when an interrupt request is generated until the currently executing instruction is completed (refer to (a) in Figure 11.4) and the period required for executing the interrupt sequence (20 cycles, refer to (b) in Figure 11.4).




Figure 11.4 **Interrupt Response Time**

11.3.6 IPL Change when Interrupt Request is Acknowledged

When a maskable interrupt request is acknowledged, the interrupt priority level of the acknowledged interrupt is set in the IPL.

When a software interrupt or special interrupt request is acknowledged, the level listed in Table 11.5 is set in

Table 11.5 lists the IPL Value When Software or Special Interrupt is Acknowledged.

Table 11.5 IPL Value When Software or Special Interrupt is Acknowledged

| Interrupt Source without Interrupt Priority Level | Value Set in IPL |
|--|------------------|
| Watchdog timer, oscillation stop detection, voltage monitor 1/comparator A1, | 7 |
| voltage monitor 2/comparator A2, address break | |
| Software, address match, single-step | Not changed |

11.3.7 **Saving Registers**

In the interrupt sequence, the FLG register and PC are saved on the stack.

After an extended 16 bits, 4 high-order bits in the PC and 4 high-order (IPL) and 8 low-order bits in the FLG register, are saved on the stack, the 16 low-order bits in the PC are saved.

Figure 11.5 shows the Stack State Before and After Acknowledgement of Interrupt Request.

The other necessary registers should be saved by a program at the beginning of the interrupt routine. The PUSHM instruction can save several registers in the register bank being currently used (1) with a single instruction.

Note:

1. Selectable from registers R0, R1, R2, R3, A0, A1, SB, and FB.




Figure 11.5 Stack State Before and After Acknowledgement of Interrupt Request

The register saving operation, which is performed as part of the interrupt sequence, saved in 8 bits at a time in

Figure 11.6 shows the Register Saving Operation.




Figure 11.6 **Register Saving Operation**

11.3.8 **Returning from Interrupt Routine**

When the REIT instruction is executed at the end of an interrupt routine, the FLG register and PC, which have been saved on the stack, are automatically restored. The program, that was running before the interrupt request was acknowledged, starts running again.

Registers saved by a program in an interrupt routine should be saved using the POPM instruction or a similar instruction before executing the REIT instruction.

11.3.9 **Interrupt Priority**

If two or more interrupt requests are generated while a single instruction is being executed, the interrupt with the higher priority is acknowledged.

Set bits ILVL2 to ILVL0 to select any priority level for maskable interrupts (peripheral function). However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the higher priority interrupts acknowledged.

The priority of watchdog timer and other special interrupts is set by hardware.

Figure 11.7 shows the Hardware Interrupt Priority.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, the MCU executes the interrupt routine.




Figure 11.7 **Hardware Interrupt Priority**

11.3.10 Interrupt Priority Level Selection Circuit

The interrupt priority level selection circuit is used to select the highest priority interrupt. Figure 11.8 shows the Interrupt Priority Level Selection Circuit.




Figure 11.8 Interrupt Priority Level Selection Circuit

INT Interrupt 11.4

INTi Interrupt (i = 0, 1, 3) 11.4.1

The INTi interrupt is generated by an INTi input. To use the INTi interrupt, set the INTiEN bit in the INTEN register is to 1 (enabled). The edge polarity is selected using the INTiPL bit in the INTEN register and the POL bit in the INTiIC register. The input pins used as the INT1 input can be selected.

Also, inputs can be passed through a digital filter with three different sampling clocks.

The INTO pin is shared with the pulse output forced cutoff input of timer RC, and the external trigger input of

Table 11.6 lists the Pin Configuration of INT Interrupt.

Pin Configuration of INT Interrupt **Table 11.6**

| Pin Name | Assigned Pin | I/O | Function |
|----------|---------------------|-------|--|
| ĪNT0 | P4_5 | Input | INTO interrupt input, timer RB external trigger input, timer RC pulse output forced cutoff input |
| INT1 | P1_5, P1_7, or P2_0 | Input | INT1 interrupt input |
| ĪNT3 | P3_3 | Input | INT3 interrupt input |

INT Interrupt Input Pin Select Register (INTSR)

Address 018Eh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----------|----------|----------|----|
| Symbol | _ | _ | _ | _ | INT1SEL2 | INT1SEL1 | INT1SEL0 | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W | | | |
|-----|----------|---|----------------------------------|-----|--|--|--|
| b0 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | | | | |
| b1 | INT1SEL0 | INT1 pin select bit | b3 b2 b1 0 0 0: P1_7 assigned | R/W | | | |
| b2 | INT1SEL1 | · | 0 0 1: P1_5 assigned | R/W | | | |
| b3 | INT1SEL2 | | 0 1 0: P2_0 assigned | R/W | | | |
| | | | Other than above: Do not set. | | | | |
| b4 | _ | Reserved bit | Set to 0. | R/W | | | |
| b5 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | | | | |
| b6 | _ | Reserved bits | Set to 0. | R/W | | | |
| b7 | _ | | | | | | |

The INTSR register selects which pin is assigned to the INTI input. To use INTI, set this register. Set the INTSR register before setting the INT1 associated registers. Also, do not change the setting values in this register during INT1 operation.

External Input Enable Register 0 (INTEN) 11.4.3

| Address | UTAN | | | | | | | |
|-------------|--------|--------|----|----|--------|--------|--------|--------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | INT3PL | INT3EN | _ | _ | INT1PL | INT1EN | INT0PL | INT0EN |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|---------|---|---------------------------|------|
| b0 | INT0EN | INT0 input enable bit | 0: Disabled 1: Enabled | R/W |
| L., | INITODI | | | 5.44 |
| b1 | INT0PL | INTO input polarity select bit (1, 2) | 0: One edge | R/W |
| | | , | 1: Both edges | |
| b2 | INT1EN | INT1 input enable bit | 0: Disabled | R/W |
| | | invi i input eriable bit | 1: Enabled | |
| b3 | INT1PL | INT1 input polarity select bit (1, 2) | 0: One edge | R/W |
| | | Invit input polarity select bit () | 1: Both edges | |
| b4 | _ | Reserved bits | Set to 0. | R/W |
| b5 | _ | | | |
| b6 | INT3EN | INT3 input enable bit | 0: Disabled | R/W |
| | | The input of abid bit | 1: Enabled | |
| b7 | INT3PL | INT3 input polarity select bit (1, 2) | 0: One edge | R/W |
| | | invio input polarity select bit (1) =/ | 1: Both edges | |

Notes:

- 1. To set the INTiPL bit (i = 0, 1, 3) to 1 (both edges), set the POL bit in the INTiIC register to 0 (falling edge
- 2. The IR bit in the INTiIC register may be set to 1 (interrupt requested) if the INTiPL bit is rewritten. Refer to 11.8.4 **Changing Interrupt Sources.**

INT Input Filter Select Register 0 (INTF) 11.4.4

Address 01FCh


| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|--------|--------|----|----|--------|--------|--------|--------|
| Symbol | INT3F1 | INT3F0 | _ | _ | INT1F1 | INT1F0 | INT0F1 | INT0F0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|----------|------------------|------------------------------|--|------------|
| b0 b1 | INTOFO INTOF1 | INTO input filter select bit | 0 0: No filter 0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling | R/W R/W |
| b2 b3 | INT1F0 INT1F1 | INT1 input filter select bit | 0 0: No filter 0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling | R/W R/W |
| b4 b5 | | Reserved bits | Set to 0. | R/W |
| b6 b7 | INT3F0 INT3F1 | INT3 input filter select bit | 0 0: No filter 0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling | R/W R/W |

\overline{INTi} Input Filter (i = 0, 1, 3) 11.4.5

The INTi input contains a digital filter. The sampling clock is selected using bits INTiF1 and INTiF0 in the INTF register. The INTF level is sampled every sampling clock cycle and if the sampled input level matches three times, the IR bit in the INTiIC register is set to 1 (interrupt requested).

Figure 11.9 shows the INTi Input Filter Configuration. Figure 11.10 shows an Operating Example of INTi Input Filter.



INTi Input Filter Configuration Figure 11.9




Figure 11.10 Operating Example of INTi Input Filter

11.5 **Key Input Interrupt**

A key input interrupt request is generated by one of the input edges of pins $\overline{K10}$ to $\overline{K13}$. The key input interrupt can be used as a key-on wake-up function to exit wait or stop mode.

The KIiEN (i = 0 to 3) bit in the KIEN register is be used to select whether or not the pins are used as the $\overline{\text{KIi}}$ input. The KIiPL bit in the KIEN register is also be used to select the input polarity.

When inputting "L" to the $\overline{\text{KIi}}$ pin, which sets the KIiPL bit to 0 (falling edge), the input to the other pins $\overline{\text{K10}}$ to $\overline{\text{K}13}$ is not detected as interrupts. When inputting "H" to the $\overline{\text{KIi}}$ pin, which sets the KIiPL bit to 1 (rising edge), the input to the other pins $\overline{K10}$ to $\overline{K13}$ is not also detected as interrupts.

Figure 11.11 shows a Block Diagram of Key Input Interrupt. Table 11.7 lists the Pin Configuration of Key Input Interrupt.




Figure 11.11 Block Diagram of Key Input Interrupt

Table 11.7 Pin Configuration of Key Input Interrupt

| Pin Name | I/O | Function |
|----------|-------|---------------------|
| KI0 | Input | KIO interrupt input |
| KI1 | Input | KI1 interrupt input |
| KI2 | Input | KI2 interrupt input |
| KI3 | Input | KI3 interrupt input |

11.5.1 Key Input Enable Register 0 (KIEN)

| Address | 01FEh | | | | | | | |
|-------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | KI3PL | KI3EN | KI2PL | KI2EN | KI1PL | KI1EN | KI0PL | KI0EN |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|-------------------------------|-----------------|-----|
| b0 | KI0EN | KI0 input enable bit | 0: Disabled | R/W |
| | | | 1: Enabled | |
| b1 | KI0PL | KI0 input polarity select bit | 0: Falling edge | R/W |
| | | | 1: Rising edge | |
| b2 | KI1EN | KI1 input enable bit | 0: Disabled | R/W |
| | | | 1: Enabled | |
| b3 | KI1PL | KI1 input polarity select bit | 0: Falling edge | R/W |
| | | | 1: Rising edge | |
| b4 | KI2EN | KI2 input enable bit | 0: Disabled | R/W |
| | | | 1: Enabled | |
| b5 | KI2PL | KI2 input polarity select bit | 0: Falling edge | R/W |
| | | | 1: Rising edge | |
| b6 | KI3EN | KI3 input enable bit | 0: Disabled | R/W |
| | | | 1: Enabled | |
| b7 | KI3PL | KI3 input polarity select bit | 0: Falling edge | R/W |
| | | | 1: Rising edge | |

The IR bit in the KUPIC register may be set to 1 (interrupt requested) when the KIEN register is rewritten. Refer to 11.8.4 Changing Interrupt Sources.

11.6 **Address Match Interrupt**

An address match interrupt request is generated immediately before execution of the instruction at the address indicated by the RMADi register (i = 0 or 1). This interrupt is used as a break function by the debugger. When the on-chip debugger is used, do not set an address match interrupt (registers AIER0, AIER1, RMAD0, and RMAD1, and fixed vector tables) in the user system.

Set the starting address of any instruction in the RMADi register (i = 0 or 1). The AIERi bit in the AIERi register can be used to select enable or disable the interrupt. The address match interrupt is not affected by the I flag and IPL.

The PC value (Refer to 11.3.7 Saving Registers) which is saved on the stack when an address match interrupt request is acknowledged varies depending on the instruction at the address indicated by the RMADi register. (The appropriate return address is not saved on the stack.) When returning from the address match interrupt, follow one of the following means:

- Rewrite the contents of the stack and use the REIT instruction to return.
- Use an instruction such as POP to restore the stack to its previous state before the interrupt request was acknowledged. Then use a jump instruction to return.

Table 11.8 lists the PC Value Saved on Stack When Address Match Interrupt Request is Acknowledged and Table 11.9 lists the Correspondence Between Address Match Interrupt Sources and Associated Registers.

Table 11.8 PC Value Saved on Stack When Address Match Interrupt Request is Acknowledged

| | PC Value Saved (1) | | | | | |
|---------------------------------|--------------------|----------------------|------------|----------|------------|----------------------|
| Instruction | with 2-byte op | peration cod | de (2) | | | Address indicated by |
| Instruction | with 1-byte or | peration cod | de (2) | | | RMADi register + 2 |
| ADD.B:S | #IMM8,dest | SUB.B:S | #IMM8,dest | AND.B:S | #IMM8,dest | |
| OR.B:S | #IMM8,dest | MOV.B:S | #IMM8,dest | STZ | #IMM8,dest | |
| STNZ | #IMM8,dest | STZX | #IMM81,#IM | M82,dest | | |
| CMP.B:S | #IMM8,dest | PUSHM | src | POPM | dest | |
| JMPS | #IMM8 | JSRS | #IMM8 | | | |
| MOV.B:S | #IMM,dest (h | | | | | |
| Instruction | s other than a | Address indicated by | | | | |
| | | | | | | RMADi register + 1 |

Notes:

- 1. Refer to the 11.3.7 Saving Registers.
- 2. Operation code: Refer to the R8C/Tiny Series Software Manual (REJ09B0001).

Chapter 4. Instruction Code/Number of Cycles contains diagrams showing operation code below each syntax. Operation code is shown in the bold frame in the diagrams.

Table 11.9 Correspondence Between Address Match Interrupt Sources and Associated Registers

| Address Match Interrupt Source | Address Match Interrupt Enable Bit | Address Match Interrupt Register |
|--------------------------------|------------------------------------|----------------------------------|
| Address match interrupt 0 | AIER0 | RMAD0 |
| Address match interrupt 1 | AIER1 | RMAD1 |

11.6.1 Address Match Interrupt Enable Register i (AIERi) (i = 0 or 1)

Address 01C3h (AIER0), 01C7h (AIER1)

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|-------------|----|----|----|----|----|----|----|-------|----------------|
| Symbol | _ | _ | _ | _ | _ | _ | _ | AIER0 | AIER0 register |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | _ |
| | | | | | | | | | 1 |

| Symbol | _ | _ | _ | _ | _ | _ | _ | AIER1 | AIER1 register |
|-------------|---|---|---|---|---|---|---|-------|----------------|
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | _ |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|-----------------------------------|-----|
| b0 | AIERi | Address match interrupt i enable bit | 0: Disabled | R/W |
| | | | 1: Enabled | |
| b1 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 0. | _ |
| b2 | _ | | | |
| b3 | _ | | | |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

11.6.2 Address Match Interrupt Register i (RMADi) (i = 0 or 1)

Address 01C2h to 01C0h (RMAD0), 01C6h to 01C4h (RMAD1)

| /taarcss | 010211101 | 310011 (1111 | , (DO), O 1 O | 011 10 0 10- | ים אוויויון וווי | ' / | | |
|-------------|-----------|--------------|---------------|--------------|------------------|-----|-----|-----|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ |
| After Reset | Х | Χ | Х | Χ | Χ | Х | Χ | Х |
| | | | | | | | | |
| Bit | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 |
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ |
| After Reset | Х | Х | Χ | Х | Х | Х | Х | Х |
| | | | | | | | | |
| Bit | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ |
| After Reset | 0 | 0 | 0 | 0 | Х | Χ | Χ | Χ |

| Bit | Symbol | Function | Setting Range | R/W |
|-----------|--------|--|------------------|-----|
| b19 to b0 | _ | Address setting register for address match interrupt | 00000h to FFFFFh | R/W |
| b20 | _ | Nothing is assigned. If necessary, set to 0. When read, the cont | ent is 0. | _ |
| b21 | _ | | | |
| b22 | _ | | | |
| b23 | _ | | | |

11.7 Timer RC Interrupt, Synchronous Serial Communication Unit Interrupt, I²C bus Interface Interrupt, and Flash Memory Interrupt (Interrupts with Multiple **Interrupt Request Sources**)

The timer RC interrupt, synchronous serial communication unit interrupt, I²C bus interface interrupt, and flash memory interrupt each have multiple interrupt request sources. An interrupt request is generated by the logical OR of several interrupt request sources and is reflected in the IR bit in the corresponding interrupt control register. Therefore, each of these peripheral functions has its own interrupt request source status register (status register) and interrupt request source enable register (enable register) to control the generation of interrupt requests (change of the IR bit in the interrupt control register). Table 11.10 lists the Registers Associated with Timer RC Interrupt, Synchronous Serial Communication Unit Interrupt, I²C bus Interface Interrupt, and Flash Memory Interrupt.

Table 11.10 Registers Associated with Timer RC Interrupt, Synchronous Serial Communication Unit Interrupt, I²C bus Interface Interrupt, and Flash Memory Interrupt

| Peripheral Function | Status Register of | Enable Register of | Interrupt Control |
|---------------------------------------|--------------------------|--------------------------|-------------------|
| Name | Interrupt Request Source | Interrupt Request Source | Register |
| Timer RC | TRCSR | TRCIER | TRCIC |
| Synchronous serial communication unit | SSSR | SSER | SSUIC |
| I ² C bus interface | ICSR | ICIER | IICIC |
| Flash memory | RDYSTI | RDYSTIE | FMRDYIC |
| | BSYAEI | BSYAEIE | |
| | | CMDERIE | |

As with other maskable interrupts, the timer RC interrupt, synchronous serial communication unit interrupt, I²C bus interface interrupt, and flash memory interrupt are controlled by the combination of the I flag, IR bit, bits ILVL0 to ILVL2, and IPL. However, since each interrupt source is generated by a combination of multiple interrupt request sources, the following differences from other maskable interrupts apply:

- When bits in the enable register are set to 1 and the corresponding bits in the status register are set to 1 (interrupt enabled), the IR bit in the interrupt control register is set to 1 (interrupt requested).
- When either bits in the status register or the corresponding bits in the enable register, or both are set to 0, the IR bit is set to 0 (no interrupt requested).
 - That is, even if the interrupt is not acknowledged after the IR bit is set to 1, the interrupt request will not be retained.
 - Also, the IR bit is not set to 0 even if 0 is written to this bit.
- Individual bits in the status register are not automatically set to 0 even if the interrupt is acknowledged. The IR bit is also not automatically set to 0 when the interrupt is acknowledged. Set individual bits in the status register to 0 in the interrupt routine. Refer to the status register figure for how to set individual bits in the status register to 0.
- When multiple bits in the enable register are set to 1 and other request sources are generated after the IR bit is set to 1, the IR bit remains 1.
- When multiple bits in the enable register are set to 1, use the status register to determine which request source causes an interrupt.

Refer to chapters of the individual peripheral functions (19. Timer RC, 24. Synchronous Serial Communication Unit (SSU), 25. I²C bus Interface, and 31. Flash Memory) for the status register and enable register. For the interrupt control register, refer to 11.3 Interrupt Control.

R8C/33A Group 11. Interrupts

11.8 **Notes on Interrupts**

11.8.1 Reading Address 00000h

Do not read address 00000h by a program. When a maskable interrupt request is acknowledged, the CPU reads interrupt information (interrupt number and interrupt request level) from 00000h in the interrupt sequence. At this time, the IR bit for the acknowledged interrupt is set to 0.

If address 00000h is read by a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to 0. This may cause the interrupt to be canceled, or an unexpected interrupt to be generated.

11.8.2 SP Setting

Set a value in the SP before an interrupt is acknowledged. The SP is set to 0000h after a reset. If an interrupt is acknowledged before setting a value in the SP, the program may run out of control.

11.8.3 **External Interrupt and Key Input Interrupt**

Either the "L" level width or "H" level width shown in the Electrical Characteristics is required for the signal input to pins INTO, INT1, INT3 and pins KIO to KI3, regardless of the CPU clock.

For details, refer to **Table 33.23** (VCC = 5V), **Table 33.29** (VCC = 3V), **Table 33.35** (VCC = 2.2V) **External** Interrupt \overline{INTi} (i = 0, 1, 3) Input, Key Input Interrupt KIi (i = 0 to 3).


R8C/33A Group 11. Interrupts

11.8.4 **Changing Interrupt Sources**

The IR bit in the interrupt control register may be set to 1 (interrupt requested) when the interrupt source changes. To use an interrupt, set the IR bit to 0 (no interrupt requested) after changing interrupt sources.

Changing interrupt sources as referred to here includes all factors that change the source, polarity, or timing of the interrupt assigned to a software interrupt number. Therefore, if a mode change of a peripheral function involves the source, polarity, or timing of an interrupt, set the IR bit to 0 (no interrupt requested) after making these changes. Refer to the descriptions of the individual peripheral functions for related interrupts.

Figure 11.12 shows a Procedure Example for Changing Interrupt Sources.



If all maskable interrupts cannot be disabled, use bits ILVL0 to ILVL2 for the interrupt whose source is to be changed.

3. Refer to 11.8.5 Rewriting Interrupt Control Register for the instructions to use and related notes.

Figure 11.12 Procedure Example for Changing Interrupt Sources

R8C/33A Group 11. Interrupts

11.8.5 **Rewriting Interrupt Control Register**

- (a) The contents of the interrupt control register can be rewritten only while no interrupt requests corresponding to that register are generated. If an interrupt request may be generated, disable the interrupt before rewriting the contents of the interrupt control register.
- (b) When rewriting the contents of the interrupt control register after disabling the interrupt, be careful to choose appropriate instructions.

Changing any bit other than the IR bit

If an interrupt request corresponding to the register is generated while executing the instruction, the IR bit may not be set to 1 (interrupt requested), and the interrupt may be ignored. If this causes a problem, use one of the following instructions to rewrite the contents of the register: AND, OR, BCLR, and BSET.

Changing the IR bit

Depending on the instruction used, the IR bit may not be set to 0 (no interrupt requested). Use the MOV instruction to set the IR bit to 0.

(c) When using the I flag to disable an interrupt, set the I flag as shown in the sample programs below. Refer to (b) regarding rewriting the contents of interrupt control registers using the sample programs.

Examples 1 to 3 shows how to prevent the I flag from being set to 1 (interrupts enabled) before the contents of the interrupt control register are rewritten for the effects of the internal bus and the instruction queue buffer.

Example 1: Use the NOP instructions to pause program until the interrupt control register is rewritten

INT SWITCH1:

FCLR ; Disable interrupts

AND.B #00H,0056H ; Set the TRAIC register to 00h

NOP

NOP

FSET Ι ; Enable interrupts

Example 2: Use a dummy read to delay the FSET instruction

INT SWITCH2:

FCLR I ; Disable interrupts

AND.B #00H.0056H ; Set the TRAIC register to 00h

MOV.W MEM,R0 ; Dummy read ; Enable interrupts **FSET**

Example 3: Use the POPC instruction to change the I flag

INT_SWITCH3:

PUSHC FLG

FCLR ; Disable interrupts

AND.B #00H.0056H ; Set the TRAIC register to 00h

POPC FLG; Enable interrupts

12. ID Code Areas R8C/33A Group

12. ID Code Areas

The ID code areas are used to implement a function that prevents the flash memory from being rewritten in standard serial I/O mode. This function prevents the flash memory from being read, rewritten, or erased.

12.1 Overview

The ID code areas are assigned to 0FFDFh, 0FFE3h, 0FFE9h, 0FFE9h, 0FFF3h, 0FFF7h, and 0FFF9h of the respective vector highest-order addresses of the fixed vector table. Figure 12.1 shows the ID Code Areas.




Figure 12.1 **ID Code Areas**

R8C/33A Group 12. ID Code Areas

12.2 **Functions**

The ID code areas are used in standard serial I/O mode. Unless 3 bytes (addresses 0FFFCh to 0FFFEh) of the reset vector are set to FFFFFFh, the ID codes stored in the ID code areas and the ID codes sent from the serial programmer or the on-chip debugging emulator are checked to see if they match. If the ID codes match, the commands sent from the serial programmer or the on-chip debugging emulator are acknowledged. If the ID codes do not match, the commands are not acknowledged. To use the serial programmer or the on-chip debugging emulator, first write predetermined ID codes to the ID code areas.

If 3 bytes (addresses 0FFFCh to 0FFFEh) of the reset vector are set to FFFFFFh, the ID codes are not checked and all commands are accepted.

As the ID code areas are allocated in the flash memory (not in the SFRs), they cannot be rewritten by executing an instruction. Write appropriate values when creating a program.

The character sequence of the ASCII codes "ALeRASE" is the reserved word used for the forced erase function. The character sequence of the ASCII codes "Protect" is the reserved word used for the standard serial I/O mode disabled function. Table 12.1 shows the ID Code Reserved Word. The reserved word is a set of reserved characters when all the addresses and data in the ID code storage addresses sequentially match Table 12.1. When the forced erase function or standard serial I/O mode disabled function is not used, use another character sequence of the ASCII codes.

Table 12.1 ID Code Reserved Word

| ID Code Storage Address | | ID Code Reserved Word (ASCII) (1) | | | | |
|-------------------------|-----|-----------------------------------|----------------------|--|--|--|
| | | ALeRASE | Protect | | | |
| 0FFDFh | ID1 | 41h (upper-case "A") | 50h (upper-case "P") | | | |
| 0FFE3h | ID2 | 4Ch (upper-case "L") | 72h (lower-case "r") | | | |
| 0FFEBh | ID3 | 65h (lower-case "e") | 6Fh (lower-case "o") | | | |
| 0FFEFh | ID4 | 52h (upper-case "R") | 74h (lower-case "t") | | | |
| 0FFF3h | ID5 | 41h (upper-case "A") | 65h (lower-case "e") | | | |
| 0FFF7h | ID6 | 53h (upper-case "S") | 63h (lower-case "c") | | | |
| 0FFFBh | ID7 | 45h (upper-case "E") | 74h (lower-case "t") | | | |

Note:

 Reserve word: A set of characters when all the addresses and data in the ID code storage addresses sequentially match Table 12.1.

R8C/33A Group 12. ID Code Areas

12.3 **Forced Erase Function**

This function is used in standard serial I/O mode. When the ID codes sent from the serial programmer or the onchip debugging emulator are "ALeRASE" in ASCII code, the content of the user ROM area will be erased at once. However, if the contents of the ID code addresses are set to other than "ALERASE" (other than Table 12.1 ID Code Reserved Word) when the ROMCR bit in the OFS register is set to 1 and the ROMCP1 bit is set to 0 (ROM code protect enabled), forced erasure is not executed and the ID codes are checked with the ID code check function. Table 12.2 lists the Conditions and Operations of Forced Erase Function.

Also, when the contents of the ID code addresses are set to "ALERASE" in ASCII code, if the ID codes sent from the serial programmer or the on-chip debugging emulator are "ALeRASE", the content of the user ROM area will be erased. If the ID codes sent from the serial programmer are other than "ALERASE", the ID codes do not match and no command is acknowledged, thus the user ROM area remains protected.

Table 12.2 Conditions and Operations of Forced Erase Function

| | Condition | | |
|--|--|---|------------------------------|
| ID code from serial programmer or the on-chip debugging emulator | ID code in ID code storage address | Bits ROMCP1 and ROMCR in OFS register | Operation |
| ALeRASE | ALeRASE | _ | All erasure of user ROM |
| | Other than ALeRASE (1) | Other than 01b | area (forced erase function) |
| | | (ROM code protect disabled) | |
| | | 01b | ID code check |
| | | (ROM code protect enabled) | (ID code check function) |
| Other than ALeRASE | ALeRASE | _ | ID code check |
| | | | (ID code check function. |
| | | | No ID code match.) |
| | Other than ALeRASE (1) | _ | ID code check |
| | | | (ID code check function) |

Note:

12.4 Standard Serial II/O Mode Disabled Function

This function is used in standard serial I/O mode. When the I/D codes in the ID code storage addresses are set to the reserved character sequence of the ASCII codes "Protect" (refer to Table 12.1 ID Code Reserved Word), communication with the serial programmer or the on-chip debugging emulator is not performed. This does not allow the flash memory to be read, rewritten, or erased using the serial programmer or the on-chip debugging emulator.

Also, if the ID codes are also set to the reserved character sequence of the ASCII codes "Protect" when the ROMCR bit in the OFS register is set to 1 and the ROMCP1 bit is set to 0 (ROM code protect enabled), ROM code protection cannot be disabled using the serial programmer or the on-chip debugging emulator. This prevents the flash memory from being read, rewritten, or erased using the serial programmer, the on-chip debugging emulator, or parallel programmer.

^{1.} For "Protect", refer to 12.4 Standard Serial II/O Mode Disabled Function.

R8C/33A Group 12. ID Code Areas

12.5 **Notes on ID Code Areas**

12.5.1 **Setting Example of ID Code Areas**

As the ID code areas are allocated in the flash memory (not in the SFRs), they cannot be rewritten by executing an instruction. Write appropriate values when creating a program. The following shows a setting example.

• To set 55h in all of the ID code areas

.org 00FFDCH

.lword dummy | (55000000h) ; UND .lword dummy | (55000000h)

.lword dummy; BREAK

.lword dummy | (55000000h) ; ADDRESS MATCH .lword dummy | (55000000h) ; SET SINGLE STEP

.lword dummy \mid (55000000h) ; WDT

.lword dummy | (55000000h) ; ADDRESS BREAK

.lword dummy | (55000000h) ; RESERVE

(Programming formats vary depending on the compiler. Check the compiler manual.)

13. Option Function Select Area

13.1 Overview

The option function select area is used to select the MCU state after a reset, the function to prevent rewriting in parallel I/O mode, or the watchdog timer operation. The reset vector highest-order-address, 0FFFFh and 0FFDBh, are assigned as the option function select area. Figure 13.1 shows the Option Function Select Area.





Figure 13.1 **Option Function Select Area**

13.2 Registers

Registers OFS and OFS2 are used to select the MCU state after a reset, the function to prevent rewriting in parallel I/O mode, or the watchdog timer operation.

13.2.1 **Option Function Select Register (OFS)**



| Bit | Symbol | Bit Name | Function | R/W |
|-----|----------|---|--|-----|
| b0 | WDTON | Watchdog timer start select bit | Watchdog timer automatically starts after reset. Watchdog timer is stopped after reset. | R/W |
| b1 | _ | Reserved bit | Set to 1. | R/W |
| b2 | ROMCR | ROM code protect disable bit | ROM code protect disabled ROMCP1 bit enabled | R/W |
| b3 | ROMCP1 | ROM code protect bit | ROM code protect enabled ROM code protect disabled | R/W |
| b4 | VDSEL0 | Voltage detection 0 level select bit (2) | b5 b4 | R/W |
| b5 | VDSEL1 | | 0 0: 3.80 V selected (Vdet0_3) 0 1: 2.85 V selected (Vdet0_2) 1 0: 2.35 V selected (Vdet0_1) 1 1: 1.90 V selected (Vdet0_0) | R/W |
| b6 | LVDAS | Voltage detection 0 circuit start bit (3) | Voltage monitor 0 reset enabled after reset Voltage monitor 0 reset disabled after reset | R/W |
| b7 | CSPROINI | Count source protection mode | 0: Count source protect mode enabled after reset | R/W |
| | | after reset select bit | 1: Count source protect mode disabled after reset | |

Notes:

- 1. If the block including the OFS register is erased, the OFS register value is set to FFh.
- 2. The same level of the voltage detection 0 level selected by bits VDSEL0 and VDESL1 is set in both functions of voltage monitor 0 reset and power-on reset.
- 3. To use power-on reset, set the LVDAS bit to 0 (voltage monitor 0 reset enabled after reset).

The OFS register is allocated in the flash memory. Write to this register with a program. After writing, do not write additions to this register.

LVDAS Bit (Voltage Detection 0 Circuit Start Bit)

The Vdet0 voltage to be monitored by the voltage detection 0 circuit is selected by bits VDSEL0 and VDSEL1.

13.2.2 **Option Function Select Register 2 (OFS2)**

Address 0FFDBh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|---------------|----|----|----|----|---------|---------|---------|---------|----------|
| Symbol | _ | _ | _ | _ | WDTRCS1 | WDTRCS0 | WDTUFS1 | WDTUFS0 | |
| When shipping | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | (Note 1) |

| Bit | Symbol | Bit Name | Function | R/W |
|----------|--------------------|---|--|------------|
| b0 b1 | WDTUFS0 WDTUFS1 | Watchdog timer underflow period set bit | 0 0: 03FFh 0 1: 0FFFh 1 0: 1FFFh 1 1: 3FFFh | R/W R/W |
| b2 b3 | WDTRCS0 WDTRCS1 | Watchdog timer refresh acknowledgement period set bit | b3 b2 0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100% | R/W R/W |
| b4 | _ | Reserved bits | Set to 1. | R/W |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

1. If the block including the OFS2 register is erased, the OFS2 register value is set to FFh.

The OFS2 register is located on the flash memory. Write to this register with a program. After writing, do not write additions to this register.

Bits WDTRCS0 and WDTRCS1 (Watchdog Timer Refresh Acknowledgement Period Set Bit)

Assuming that the period from when the watchdog timer starts counting until it underflows is 100%, the refresh acknowledgement period for the watchdog timer can be selected.

For details, refer to 14.3.1.1 Refresh Acknowledgment Period.

Notes on Option Function Select Area 13.3

13.3.1 **Setting Example of Option Function Select Area**

As the option function select area is allocated in the flash memory (not in the SFRs), they cannot be rewritten by executing an instruction. Write appropriate values when creating a program. The following shows a setting example.

• To set FFh in the OFS register .org 00FFFCH .lword reset | (0FF000000h) ; RESET (Programming formats vary depending on the compiler. Check the compiler manual.)

14. Watchdog Timer

The watchdog timer is a function that detects when a program is out of control. Use of the watchdog timer is recommended to improve the reliability of the system.

14.1 **Overview**

The watchdog timer contains a 15-bit counter and allows selection of count source protection mode enable or disable.


Table 14.1 lists the Watchdog Timer Specifications.

Refer to **5.5 Watchdog Timer Reset** for details of the watchdog timer reset.

Figure 14.1 shows a Watchdog Timer Block Diagram.

Table 14.1 Watchdog Timer Specifications

| Item | Count Source Protection Mode | Count Source Protection Mode | | | |
|---------------------------|--|---|--|--|--|
| item | Disabled | Enabled | | | |
| Count source | CPU clock | Low-speed on-chip oscillator clock | | | |
| | | for the watchdog timer | | | |
| Count operation | Decrement | | | | |
| Count start condition | Either of the following can be selected: | | | | |
| | After a reset, count starts automatical | • | | | |
| | Count starts by writing to the WDTS r | egister. | | | |
| Count stop condition | Stop mode, wait mode | None | | | |
| Watchdog timer | • Reset | | | | |
| initialization conditions | | register (with acknowledgement period | | | |
| | setting). | | | | |
| | Underflow | | | | |
| Operations at underflow | Watchdog timer interrupt | Watchdog timer reset | | | |
| | or watchdog timer reset | | | | |
| Selectable functions | Division ratio of the prescaler | | | | |
| | Selected by the WDTC7 bit in the WD the CM0 register. | OTC register or the CM07 bit in | | | |
| | Count source protection mode | | | | |
| | Whether count source protection mod | de is enabled or disabled after a reset | | | |
| | can be selected by the CSPROINI bit | | | | |
| | | abled after a reset, it can be enabled or | | | |
| | disabled by the CSPRO bit in the CSI | | | | |
| | Start or stop of the watchdog timer after | | | | |
| | Selected by the WDTON bit in the OF | S register (flash memory). | | | |
| | • Initial value of the watchdog timer | NTUE04: 41 0500 : 4 | | | |
| | Selectable by bits WDTUFS0 and WDTUFS1 in the OFS2 register. | | | | |
| | Refresh acknowledgement period for Salastable by hite WDTRCS0 and WI | | | | |
| | Selectable by bits WDTRCS0 and WI | TIRGS I III the OFSZ register. | | | |



Watchdog Timer Block Diagram

14.2 Registers

14.2.1 Processor Mode Register 1 (PM1)

Address 0005h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|------|----|----|
| Symbol | _ | _ | _ | _ | _ | PM12 | _ | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|------------------------------------|--|-----|
| b0 | _ | Reserved bits | Set to 0. | R/W |
| b1 | _ | | | |
| b2 | PM12 | WDT interrupt/reset switch bit | 0: Watchdog timer interrupt | R/W |
| | | | 1: Watchdog timer reset (1) | |
| b3 | _ | Nothing is assigned. If necessary, | set to 0. When read, the content is 0. | _ |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | Reserved bit | Set to 0. | R/W |

Note:

1. The PM12 bit is set to 1 when 1 is written by a program (and remains unchanged even if 0 is written to it). This bit is automatically set to 1 when the CSPRO bit in the CSPR register is set to 1 (count source protection mode enabled).

Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting the PM1 register.

14.2.2 Watchdog Timer Reset Register (WDTR)

Address 000Dh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|-------------|----|----|----|----|----|----|----|----|---|
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ | 1 |
| After Reset | Χ | Х | Х | Х | Х | Х | Х | X | _ |

| Bit | Function | R/W |
|-------|---|-----|
| b7 to | Writing 00h and then FFh to this register initializes the watchdog timer. The initial value of the watchdog timer is specified by bits WDTUFS0 and WDTUF1 in the OFS2 register. | W |

14.2.3 Watchdog Timer Start Register (WDTS)

Address 000Eh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|-------------|----|----|----|----|----|----|----|----|---|
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ | 1 |
| After Reset | Х | Х | Х | Х | Х | Х | Х | X | - |

| Bit | Function | R/W |
|----------|---|-----|
| b7 to b0 | A write instruction to this register starts the watchdog timer. | W |

Watchdog Timer Control Register (WDTC) 14.2.4

Address 000Fh Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol WDTC7 After Reset 0

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|------------------------------------|---------------------------------------|-----|
| b0 | _ | When read, b6 to b10 of the watch | dog timer can be read. | R |
| b1 | _ | | | |
| b2 | _ | | | |
| b3 | _ | | | |
| b4 | _ | | | |
| b5 | _ | When read, b11 of the watchdog tir | mer can be read. | R |
| b6 | _ | Reserved bit | When read, the content is 0. | R |
| b7 | WDTC7 | Prescaler select bit | 0: Divided-by-16 1: Divided-by-128 | R/W |

Count Source Protection Mode Register (CSPR)

Address 001Ch


| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|-------------|-------|----|----|----|----|----|----|----|----------|
| Symbol | CSPRO | _ | _ | _ | _ | _ | _ | _ | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | (Note 1) |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|--|-----|
| b0 | _ | Reserved bits | Set to 0. | R/W |
| b1 | _ | | | |
| b2 | _ | | | |
| b3 | _ | | | |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | CSPRO | Count source protection mode select bit (2) | 0: Count source protection mode disabled | R/W |
| | | | 1: Count source protection mode enabled | |

Notes:

- 1. When 0 is written to the CSPROINI bit in the OFS register, the value after reset is 10000000b.
- 2. To set the CSPRO bit to 1, write 0 and then 1 to it. This bit cannot be set to 0 by a program.

14.2.6 Option Function Select Register (OFS)



| Bit | Symbol | Bit Name | Function | R/W |
|-----|----------|---|--|-----|
| b0 | WDTON | Watchdog timer start select bit | 0: Watchdog timer automatically starts after reset.1: Watchdog timer is stopped after reset. | R/W |
| b1 | _ | Reserved bit | Set to 1. | R/W |
| b2 | ROMCR | ROM code protect disable bit | 0: ROM code protect disabled 1: ROMCP1 bit enabled | R/W |
| b3 | | ROM code protect bit | ROM code protect enabled ROM code protect disabled | R/W |
| b4 | VDSEL0 | Voltage detection 0 level select bit (2) | b5 b4 | R/W |
| b5 | VDSEL1 | | 0 0: 3.80 V selected (Vdet0_3) 0 1: 2.85 V selected (Vdet0_2) 1 0: 2.35 V selected (Vdet0_1) 1 1: 1.90 V selected (Vdet0_0) | R/W |
| b6 | LVDAS | Voltage detection 0 circuit start bit (3) | Voltage monitor 0 reset enabled after reset Voltage monitor 0 reset disabled after reset | R/W |
| b7 | CSPROINI | Count source protection mode after reset select bit | Count source protect mode enabled after reset Count source protect mode disabled after reset | R/W |

Notes:

- 1. If the block including the OFS register is erased, the OFS register value is set to FFh.
- 2. The same level of the voltage detection 0 level selected by bits VDSEL0 and VDESL1 is set in both functions of voltage monitor 0 reset and power-on reset.
- 3. To use power-on reset, set the LVDAS bit to 0 (voltage monitor 0 reset enabled after reset).

The OFS register is allocated in the flash memory. Write to this register with a program. After writing, do not write additions to this register.

LVDAS Bit (Voltage Detection 0 Circuit Start Bit)

The Vdet0 voltage to be monitored by the voltage detection 0 circuit is selected by bits VDSEL0 and VDSEL1.

14.2.7 Option Function Select Register 2 (OFS2)

Address 0FFDBh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|---------------|----|----|----|----|---------|---------|---------|---------|----------|
| Symbol | _ | _ | _ | _ | WDTRCS1 | WDTRCS0 | WDTUFS1 | WDTUFS0 | |
| When shipping | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | (Note 1) |

| Bit | Symbol | Bit Name | Function | R/W |
|----------|--------------------|---|--|------------|
| b0 b1 | WDTUFS0 WDTUFS1 | Watchdog timer underflow period set bit | 0 0: 03FFh 0 1: 0FFFh 1 0: 1FFFh 1 1: 3FFFh | R/W R/W |
| b2 b3 | WDTRCS0 WDTRCS1 | Watchdog timer refresh acknowledgement period set bit | b3 b2 0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100% | R/W R/W |
| b4 | _ | Reserved bits | Set to 1. | R/W |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Note

The OFS2 register is located on the flash memory. Write to this register with a program. After writing, do not write additions to this register.

Bits WDTRCS0 and WDTRCS1 (Watchdog Timer Refresh Acknowledgement Period Set Bit)

Assuming that the period from when the watchdog timer starts counting until it underflows is 100%, the refresh acknowledgement period for the watchdog timer can be selected.

For details, refer to 14.3.1.1 Refresh Acknowledgment Period.

^{1.} If the block including the OFS2 register is erased, the OFS2 register value is set to FFh.

14.3 **Functional Description**

14.3.1 **Common Items for Multiple Modes**

14.3.1.1 Refresh Acknowledgment Period

The period for acknowledging refreshment operation to the watchdog timer (write to the WDTR register) can be selected by bits WDTRCS0 and WDTRCS1 in the OFS2 register. Figure 14.2 shows the Refresh Acknowledgement Period for Watchdog Timer.

Assuming that the period from when the watchdog timer starts counting until it underflows is 100%, a refresh operation executed during the refresh acknowledgement period is acknowledged. Any refresh operation executed during the period other than the above is processed as an incorrect write, and a watchdog timer interrupt or watchdog timer reset (selectable by the PM12 bit in the PM1 register) is generated.




Figure 14.2 Refresh Acknowledgement Period for Watchdog Timer

14.3.2 **Count Source Protection Mode Disabled**

The count source for the watchdog timer is the CPU clock when count source protection mode is disabled. Table 14.2 lists the Watchdog Timer Specifications (Count Source Protection Mode Disabled).

Table 14.2 Watchdog Timer Specifications (Count Source Protection Mode Disabled)

| Item | Specification |
|---------------------------|---|
| Count source | CPU clock |
| Count operation | Decrement |
| Period | Division ratio of prescaler (n) × count value of watchdog timer (m) (1) |
| | CPU clock |
| | n: 16 or 128 (selected by the WDTC7 bit in the WDTC register), or |
| | 2 when selecting the low-speed clock (CM07 bit in CM0 register = 1) |
| | m: Value set by bits WDTUFS0 and WDTUFS1 in the OFS2 register |
| | Example: |
| | The period is approximately 13.1 ms when: |
| | - The CPU clock frequency is set to 20 MHz. |
| | - The prescaler is divided by 16. |
| | - Bits WDTUFS1 to WDTUFS0 are set to 11b (3FFFh). |
| Watchdog timer | • Reset |
| initialization conditions | Write 00h and then FFh to the WDTR register. |
| | • Underflow |
| Count start conditions | The operation of the watchdog timer after a reset is selected by |
| | the WDTON bit ⁽²⁾ in the OFS register (address 0FFFFh). |
| | • When the WDTON bit is set to 1 (watchdog timer is stopped after reset). |
| | The watchdog timer and prescaler are stopped after a reset and |
| | start counting when the WDTS register is written to. |
| | • When the WDTON bit is set to 0 (watchdog timer starts automatically after reset). |
| | The watchdog timer and prescaler start counting automatically after a reset. |
| Count stop condition | Stop mode, wait mode (Count resumes from the retained value after exiting.) |
| Operations at underflow | • When the PM12 bit in the PM1 register is set to 0. |
| Operations at undernow | Watchdog timer interrupt |
| | • When the PM12 bit in the PM1 register is set to 1. |
| | Watchdog timer reset (refer to 5.5 Watchdog Timer Reset) |
| | 1 |

Notes:

- 1. The watchdog timer is initialized when 00h and then FFh is written to the WDTR register. The prescaler is initialized after a reset. This may cause some errors due to the prescaler during the watchdog timer period.
- 2. The WDTON bit cannot be changed by a program. To set this bit, write 0 to bit 0 of address 0FFFFh with a flash programmer.

14.3.3 **Count Source Protection Mode Enabled**

The count source for the watchdog timer is the low-speed on-chip oscillator clock for the watchdog timer when count source protection mode is enabled. If the CPU clock stops when a program is out of control, the clock can still be supplied to the watchdog timer.

Table 14.3 lists the Watchdog Timer Specifications (Count Source Protection Mode Enabled).

Table 14.3 Watchdog Timer Specifications (Count Source Protection Mode Enabled)

| Item | Specification |
|---------------------------|---|
| Count source | Low-speed on-chip oscillator clock |
| Count operation | Decrement |
| Period | Count value of watchdog timer (m) |
| | Low-speed on-chip oscillator clock for the watchdog timer |
| | m: Value set by bits WDTUFS0 and WDTUFS1 in the OFS2 register |
| | Example: |
| | The period is approximately 8.2 ms when: |
| | - The on-chip oscillator clock for the watchdog timer is set to 125 kHz. |
| | - Bits WDTUFS1 to WDTUFS0 are set to 00b (03FFh). |
| Watchdog timer | • Reset |
| initialization conditions | Write 00h and then FFh to the WDTR register. |
| | Underflow |
| Count start conditions | The operation of the watchdog timer after a reset is selected by |
| | the WDTON bit (1) in the OFS register (address 0FFFFh). |
| | • When the WDTON bit is set to 1 (watchdog timer is stopped after reset). |
| | The watchdog timer and prescaler are stopped after a reset and |
| | start counting when the WDTS register is written to. • When the WDTON bit is set to 0 (watchdog timer starts automatically after |
| | reset). |
| | The watchdog timer and prescaler start counting automatically after a reset. |
| Count stop condition | None (Count does not stop even in wait mode once it starts. The MCU does |
| Count otop containen | not enter stop mode.) |
| Operation at underflow | Watchdog timer reset (Refer to 5.5 Watchdog Timer Reset.) |
| Registers, bits | When the CSPRO bit in the CSPR register is set to 1 (count source) |
| | protection mode enabled) (2), the following are set automatically: |
| | - The low-speed on-chip oscillator for the watchdog timer is on. |
| | - The PM12 bit in the PM1 register is set to 1 (watchdog timer reset when the |
| | watchdog timer underflows). |

Notes:

- 1. The WDTON bit cannot be changed by a program. To set this bit, write 0 to bit 0 of address 0FFFFh with a flash programmer.
- 2. Even if 0 is written to the CSPROINI bit in the OFS register, the CSPRO bit is set to 1. The CSPROINI bit cannot be changed by a program. To set this bit, write 0 to bit 7 of address 0FFFFh with a flash programmer.

15. DTC

The DTC (data transfer controller) is a function that transfers data between the SFR and on-chip memory without using the CPU. This chip incorporates one DTC channel. The DTC is activated by a peripheral function interrupt to perform data transfers. The DTC and CPU use the same bus, and the DTC takes priority over the CPU in using the bus. To control DTC data transfers, control data comprised of a transfer source address, a transfer destination address, and operating modes are allocated in the DTC control data area. Each time the DTC is activated, the DTC reads control data to perform data transfers.

15.1 Overview

Table 15.1 shows the DTC Specifications.

Table 15.1 DTC Specifications

| Item | | Specification | | |
|--------------------------------|-------------|--|--|--|
| Activation sources | | 23 sources | | |
| Allocatable control data | | 24 sets | | |
| Address space which can be | transferred | 64 Kbytes (00000h to 0FFFFh) | | |
| Maximum number of transfer | Normal mode | 256 times | | |
| times | Repeat mode | 255 times | | |
| Maximum size of block to be | Normal mode | 256 bytes | | |
| transferred | Repeat mode | 255 bytes | | |
| Unit of transfers | | Byte | | |
| Transfer mode | Normal mode | Transfers end on completion of the transfer causing the DTCCT register value to change from 1 to 0. | | |
| | Repeat mode | On completion of the transfer causing the DTCCT register value to change from 1 to 0, the repeat area address is initialized and the DTRLD register value is reloaded to the DTCCT register to continue transfers. | | |
| Address control | Normal mode | Fixed or incremented | | |
| | Repeat mode | Addresses of the area not selected as the repeat area are fixed or incremented. | | |
| Priority of activation sources | | See Table 15.6 DTC Activation Sources and DTC Vector Addresses. | | |
| Interrupt request | Normal mode | On completion of the data transfer causing the DTCCT register value to change from 1 to 0, the activation source interrupt request is generated for the CPU. | | |
| | Repeat mode | When the RPTINT bit in the DTCCR register is 1 (interrupt generation enabled), the activation source interrupt request is generated for the CPU on completion of the data transfer causing the DTCCT register value to change from 1 to 0. | | |
| Transfer start | | When bits DTCENi0 to DTCENi7 in the DTCENi registers are 1 (activation enabled), data transfer is started each time the corresponding DTC activation sources are generated. | | |
| Transfer stop | Normal mode | When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCT register value to change from 1 to 0 is completed. | | |
| | Repeat mode | When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCT register value to change from 1 to 0 is completed while the RPTINT bit is 1 (interrupt generation enabled). | | |

i = 0 to 3, 5, 6




Figure 15.1 **DTC Block Diagram**

15.2 Registers

Table 15.2 shows the Register Configuration and Table 15.3 shows the Correspondences between Bits DTCENiO to DTCENi7 (i = 0 to 3, 5, 6) and Interrupt Sources.

Table 15.2 Register Configuration

| Register Name | Symbol | R/W | After Reset | Address |
|------------------------------------|--------|-----|-------------|---------|
| DTC control register | DTCCR | (1) | 00h | (2) |
| DTC block size register | DTBLS | (1) | 00h | (2) |
| DTC transfer count register | DTCCT | (1) | 00h | (2) |
| DTC transfer count reload register | DTRLD | (1) | 00h | (2) |
| DTC source address register | DTSAR | (1) | 00h | (2) |
| DTC destination address register | DTDAR | (1) | 00h | (2) |
| DTC activation control register | DTCTL | R/W | 00h | 0080h |
| DTC activation enable register 0 | DTCEN0 | R/W | 00h | 0088h |
| DTC activation enable register 1 | DTCEN1 | R/W | 00h | 0089h |
| DTC activation enable register 2 | DTCEN2 | R/W | 00h | 008Ah |
| DTC activation enable register 3 | DTCEN3 | R/W | 00h | 008Bh |
| DTC activation enable register 5 | DTCEN5 | R/W | 00h | 008Dh |
| DTC activation enable register 6 | DTCEN6 | R/W | 00h | 008Eh |

Notes:

- 1. The registers in the DTC cannot be directly read or written to.
- 2. Allocated as control data at addresses from 2C40h to 2CFFh in the DTC control data area.

DTC Control Register (DTCCR) 15.2.1

Address See Table 15.5 Control Data Allocation Addresses.

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|--------|------|-------|-------|--------|------|
| Symbol | _ | _ | RPTINT | CHNE | DAMOD | SAMOD | RPTSEL | MODE |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--------------------------------------|---|-----|
| b0 | MODE | Transfer mode select bit | 0: Normal mode | _ |
| | | | 1: Repeat mode | |
| b1 | RPTSEL | Repeat area select bit (1) | 0: Transfer destination is the repeat area. | _ |
| | | | 1: Transfer source is the repeat area. | |
| b2 | SAMOD | Source address control bit (2) | 0: Fixed | _ |
| | | | 1: Incremented | |
| b3 | DAMOD | Destination address control bit (2) | 0: Fixed | _ |
| | | | 1: Incremented | |
| b4 | CHNE | Chain transfer enable bit | 0: Chain transfers disabled | _ |
| | | | 1: Chain transfers enabled | |
| b5 | RPTINT | Repeat mode interrupt enable bit (1) | 0: Interrupt generation disabled | _ |
| | | | 1: Interrupt generation enabled | |
| b6 | _ | Reserved bits | Set to 0. | R/W |
| b7 | _ | | | |

Notes:

- 1. This bit is valid when the MODE bit is 1 (repeat mode).
- 2. Settings of bits SAMOD and DAMOD are invalid for the repeat area.

15.2.2 **DTC Block Size Register (DTBLS)**

Address See Table 15.5 Control Data Allocation Addresses.

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|----|----|----|
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Function | Setting Range | R/W |
|----------|--|----------------|-----|
| b7 to b0 | These bits specify the size of the data block to be transferred by one activation. | 00h to FFh (1) | |

Note:

1. When the DTBLS register is set to 00h, the block size is 256 bytes.

15.2.3 **DTC Transfer Count Register (DTCCT)**

Address See Table 15.5 Control Data Allocation Addresses.

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|-------------|----|----|----|----|----|----|----|----|---|
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ | 1 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | _ |

| Bit | Function | Setting Range | R/W |
|----------|---|----------------|-----|
| b7 to b0 | These bits specify the number of times of DTC data transfers. | 00h to FFh (1) | _ |

Note:

15.2.4 **DTC Transfer Count Reload Register (DTRLD)**

Address See Table 15.5 Control Data Allocation Addresses.

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|----|----|----|
| Symbol | | _ | _ | _ | _ | _ | _ | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Function | Setting Range | R/W |
|----------|---|----------------|-----|
| b7 to b0 | This register value is reloaded to the DTCCT register in repeat mode. | 00h to FFh (1) | _ |

Note:

DTC Source Address Register (DTSAR)

Address See Table 15.5 Control Data Allocation Addresses.

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-----|-----|-----|-----|-----|-----|----|----|
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 |
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Function | Setting Range | R/W |
|-----------|---|----------------|-----|
| b15 to b0 | These bits specify a transfer source address for data transfer. | 0000h to FFFFh | _ |

DTC Destination Register (DTDAR) 15.2.6

Address See Table 15.5 Control Data Allocation Addresses.

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-----|-----|-----|-----|-----|-----|----|----|
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 |
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Function | Setting Range | R/W |
|-----------|--|----------------|-----|
| b15 to b0 | These bits specify a transfer destination address for data transfer. | 0000h to FFFFh | _ |

^{1.} When the DTCCT register is set to 00h, the number of transfer times is 256. Each time the DTC is activated, the DTCCT register is decremented by 1.

^{1.} Set the initial value for the DTCCT register.

15.2.7 DTC Activation Enable Registers (DTCENi) (i = 0 to 3, 5, 6)

Address 0088h (DTCEN0), 0089h (DTCEN1), 008Ah (DTCEN2), 008Bh (DTCEN3), 008Dh (DTCEN5), 008Eh (DTCEN6)

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|---------|---------|---------|---------|---------|---------|---------|---------|
| Symbol | DTCENi7 | DTCENi6 | DTCENi5 | DTCENi4 | DTCENi3 | DTCENi2 | DTCENi1 | DTCENi0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|---------|---------------------------|------------------------|-----|
| b0 | DTCENi0 | DTC activation enable bit | 0: Activation disabled | R/W |
| b1 | DTCENi1 | | 1: Activation enabled | R/W |
| b2 | DTCENi2 | | | R/W |
| b3 | DTCENi3 | | | R/W |
| b4 | DTCENi4 | | | R/W |
| b5 | DTCENi5 | | | R/W |
| b6 | DTCENi6 | | | R/W |
| b7 | DTCENi7 | | | R/W |

i = 0 to 6

The DTCENi registers enable/disable DTC activation by interrupt sources. Table 15.3 shows Correspondences between Bits DTCENi0 to DTCENi7 (i = 0 to 3, 5, 6) and Interrupt Sources.

Table 15.3 Correspondences between Bits DTCENi0 to DTCENi7 (i = 0 to 3, 5, 6) and Interrupt Sources

| Register | DTCENi7 Bit | DTCENi6 Bit | DTCENi5 Bit | DTCENi4 Bit | DTCENi3 Bit | DTCENi2 Bit | DTCENi1 Bit | DTCENi0 Bit |
|----------|---|---|---|---|---------------------------------|--------------------|---|---|
| DTCEN0 | ĪNT0 | ĪNT1 | _ | ĪNT3 | _ | _ | _ | _ |
| DTCEN1 | Key input | A/D conversion | UART0 reception | UART0 transmission | UART1 reception | UART1 transmission | UART2 reception | UART2 transmission |
| DTCEN2 | I ² C bus/SSU receive data full | I ² C bus/SSU transmit data empty | Voltage monitor 2/ comparator A2 | Voltage monitor 1/ comparator A1 | _ | _ | Timer RC input- capture/ compare- match A | Timer RC input- capture/ compare- match B |
| DTCEN3 | Timer RC input- capture/ compare- match C | Timer RC input- capture/ compare- match D | I | _ | 1 | | l | |
| DTCEN5 | _ | _ | Timer RE | _ | _ | _ | _ | _ |
| DTCEN6 | _ | Timer RA | _ | Timer RB | Flash memory ready status | _ | _ | _ |

DTC Activation Control Register (DTCTL) 15.2.8

| Address | 0080h | | | | | | | | |
|-------------|-------|----|----|----|----|----|------|----|---|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | _ | _ | | _ | | | NMIF | _ | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | _ |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---------------------------------------|---|-----|
| b0 | _ | Reserved bit | Set to 0. | R/W |
| b1 | NMIF | bit ⁽¹⁾ | Non-maskable interrupts not generated Non-maskable interrupts generated | R/W |
| b2 | _ | Nothing is assigned. If necessary, se | et to 0. When read, the content is 0. | _ |
| b3 | _ | | | |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Note:

1. This bit is set to 0 when the read result is 1 and 0 is written to the same bit. This bit remains unchanged even if the read result is 0 and 0 is written to the same bit. This bit remains unchanged if 1 is written to it.

The DTCTL register controls DTC activation when a non-maskable interrupt (an interrupt by the watchdog timer, oscillation stop detection, voltage monitor 1, or voltage monitor 2) is generated.

NMIF Bit (Non-Maskable Interrupt Generation Bit)

The NMIF bit is set to 1 when a watchdog timer interrupt, an oscillation stop detection interrupt, a voltage monitor 1 interrupt, or a voltage monitor 2 interrupt is generated.

When the NMIF bit is 1, the DTC is not activated even if the interrupt which enables DTC activation is generated. If the NMIF bit is changed to 1 during DTC transfer, the transfer is continued until it is completed.

15.3 **Function Description**

15.3.1 Overview

When the DTC is activated, control data is read from the DTC control data area to perform data transfers and control data after data transfer is written back to the DTC control data area. Twenty-four sets of control data can be stored in the DTC control data area, which allows 24 types of data transfers to be performed.

There are two transfer modes: normal mode and repeat mode. In addition, multiple transfers can be performed by one activation source (chain transfers) when the CHNE bit in the DTCCR register is set to 1 (chain transfers

A transfer source address is specified by the 16-bit register DTSAR, and a transfer destination address is specified by the 16-bit register DTDAR. The values in the registers DTSAR and DTDAR are separately fixed or incremented according to the control data on completion of the data transfer.

Activation Sources 15.3.2

The DTC is activated by an interrupt source. Figure 15.2 is a Block Diagram Showing Control of DTC Activation Sources.

The interrupt sources to activate the DTC are selected with the DTCENi registers (i = 0 to 3, 5, 6). After one data transfer is completed (after the first transfer is completed in chain transfers), set 0 (activation disabled) to either of the following: the interrupt source flag in the status register for the peripheral function which generates the activation source or the corresponding bit among DTCENi0 to DTCENi7 in the DTCENi register.

Table 15.4 shows the DTC Activation Sources and Interrupt Source Flags for Setting to 0 at Data Transfer Completion.

If multiple activation sources are simultaneously generated, the DTC activation will be performed according to the DTC activation source priority.

DTC activation is not affected by the I flag or interrupt control register, unlike with interrupt request operation. Therefore, even if interrupt requests cannot be acknowledged because interrupts are disabled, DTC activation requests can be acknowledged. The IR bit in the interrupt control register does not change when a DTC activation request is acknowledged.




Figure 15.2 **Block Diagram Showing Control of DTC Activation Sources**

Table 15.4 DTC Activation Sources and Interrupt Source Flags for Setting to 0 at Data Transfer Completion

| DTC activation source generation | Interrupt Source Flag for Setting to 0 |
|--|---|
| I ² C bus/SSU receive data full | ICSR register/RDRF bit in SSSR register |
| I ² C bus/SSU transmit data empty | ICSR register/TDRE bit in SSSR register |
| Timer RC input-capture/compare-match A | IMFA bit in TRCSR register |
| Timer RC input-capture/compare-match B | IMFB bit in TRCSR register |
| Timer RC input-capture/compare-match C | IMFC bit in TRCSR register |
| Timer RC input-capture/compare-match D | IMFD bit in TRCSR register |
| Flash memory ready status | RDYSTI bit in FST register |

15.3.3 Control Data Allocation and DTC Vector Table

Control data is allocated in the order: Registers DTCCR, DTBLS, DTCCT, DTRLD, DTSAR, and DTDAR. Table 15.5 shows the Control Data Allocation Addresses.

Table 15.5 Control Data Allocation Addresses

| Register Symbol | Control Data No. | Address | DTCCR Register | DTBLS Register | DTCCT Register | DTRLD Register | DTSAR Register (Lower 8 Bits) | DTSAR Register (Higher 8 Bits) | DTDAR Register (Lower 8 Bits) | DTDAR Register (Higher 8 Bits) |
|--------------------|---------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--|---|--|---|
| DTCD0 | Control Data 0 | 2C40h to 2C47h | 2C40h | 2C41h | 2C42h | 2C43h | 2C44h | 2C45h | 2C46h | 2C47h |
| DTCD1 | Control Data 1 | 2C48h to 2C4Fh | 2C48h | 2C49h | 2C4Ah | 2C4Bh | 2C4Ch | 2C4Dh | 2C4Eh | 2C4Fh |
| DTCD2 | Control Data 2 | 2C50h to 2C57h | 2C50h | 2C51h | 2C52h | 2C53h | 2C54h | 2C55h | 2C56h | 2C57h |
| DTCD3 | Control Data 3 | 2C58h to 2C5Fh | 2C58h | 2C59h | 2C5Ah | 2C5Bh | 2C5Ch | 2C5Dh | 2C5Eh | 2C5Fh |
| DTCD4 | Control Data 4 | 2C60h to 2C67h | 2C60h | 2C61h | 2C62h | 2C63h | 2C64h | 2C65h | 2C66h | 2C67h |
| DTCD5 | Control Data 5 | 2C68h to 2C6Fh | 2C68h | 2C69h | 2C6Ah | 2C6Bh | 2C6Ch | 2C6Dh | 2C6Eh | 2C6Fh |
| DTCD6 | Control Data 6 | 2C70h to 2C77h | 2C70h | 2C71h | 2C72h | 2C73h | 2C74h | 2C75h | 2C76h | 2C77h |
| DTCD7 | Control Data 7 | 2C78h to 2C7Fh | 2C78h | 2C79h | 2C7Ah | 2C7Bh | 2C7Ch | 2C7Dh | 2C7Eh | 2C7Fh |
| DTCD8 | Control Data 8 | 2C80h to 2C87h | 2C80h | 2C81h | 2C82h | 2C83h | 2C84h | 2C85h | 2C86h | 2C87h |
| DTCD9 | Control Data 9 | 2C88h to 2C8Fh | 2C88h | 2C89h | 2C8Ah | 2C8Bh | 2C8Ch | 2C8Dh | 2C8Eh | 2C8Fh |
| DTCD10 | Control Data 10 | 2C90h to 2C97h | 2C90h | 2C91h | 2C92h | 2C93h | 2C94h | 2C95h | 2C96h | 2C97h |
| DTCD11 | Control Data 11 | 2C98h to 2C9Fh | 2C98h | 2C99h | 2C9Ah | 2C9Bh | 2C9Ch | 2C9Dh | 2C9Eh | 2C9Fh |
| DTCD12 | Control Data 12 | 2CA0h to 2CA7h | 2CA0h | 2CA1h | 2CA2h | 2CA3h | 2CA4h | 2CA5h | 2CA6h | 2CA7h |
| DTCD13 | Control Data 13 | 2CA8h to 2CAFh | 2CA8h | 2CA9h | 2CAAh | 2CABh | 2CACh | 2CADh | 2CAEh | 2CAFh |
| DTCD14 | Control Data 14 | 2CB0h to 2CB7h | 2CB0h | 2CB1h | 2CB2h | 2CB3h | 2CB4h | 2CB5h | 2CB6h | 2CB7h |
| DTCD15 | Control Data 15 | 2CB8h to 2CBFh | 2CB8h | 2CB9h | 2CBAh | 2CBBh | 2CBCh | 2CBDh | 2CBEh | 2CBFh |
| DTCD16 | Control Data 16 | 2CC0hto 2CC7h | 2CC0h | 2CC1h | 2CC2h | 2CC3h | 2CC4h | 2CC5h | 2CC6h | 2CC7h |
| DTCD17 | Control Data 17 | 2CC8hto 2CCFh | 2CC8h | 2CC9h | 2CCAh | 2CCBh | 2CCCh | 2CCDh | 2CCEh | 2CCFh |
| DTCD18 | Control Data 18 | 2CD0hto 2CD7h | 2CD0h | 2CD1h | 2CD2h | 2CD3h | 2CD4h | 2CD5h | 2CD6h | 2CD7h |
| DTCD19 | Control Data 19 | 2CD8hto 2CDFh | 2CD8h | 2CD9h | 2CDAh | 2CDBh | 2CDCh | 2CDDh | 2CDEh | 2CDFh |
| DTCD20 | Control Data 20 | 2CE0h to 2CE7h | 2CE0h | 2CE1h | 2CE2h | 2CE3h | 2CE4h | 2CE5h | 2CE6h | 2CE7h |
| DTCD21 | Control Data 21 | 2CE8h to 2CEFh | 2CE8h | 2CE9h | 2CEAh | 2CEBh | 2CECh | 2CEDh | 2CEEh | 2CEFh |
| DTCD22 | Control Data 22 | 2CF0h to 2CF7h | 2CF0h | 2CF1h | 2CF2h | 2CF3h | 2CF4h | 2CF5h | 2CF6h | 2CF7h |
| DTCD23 | Control Data 23 | 2CF8h to 2CFFh | 2CF8h | 2CF9h | 2CFAh | 2CFBh | 2CFCh | 2CFDh | 2CFEh | 2CFFh |

When the DTC is activated, one control data is selected according to the data read from the vector table which has been assigned to each activation source, and the selected control data is read from the DTC control data

Table 15.6 shows the DTC Activation Sources and DTC Vector Addresses. A one-byte vector table area is assigned to each activation source and one value from 00000000b to 00010111b is stored in each area to select one of the 24 control data sets.

Figure 15.3 shows a DTC Internal Operation Flowchart.

DTC Activation Sources and DTC Vector Addresses Table 15.6

| Interrupt Request Source | Interrupt Name | Source No. | DTC Vector Address | Priority |
|---------------------------|---------------------------------|------------|--------------------|----------|
| External input | ĪNT0 | 0 | 2C00h | High |
| | ĪNT1 | 1 | 2C01h | A |
| | (Reserved) | 2 | 2C02h | 1 |
| | ĪNT3 | 3 | 2C03h | 1 |
| | (Reserved) | 4 | 2C04h | 1 |
| Key input | Key input | 8 | 2C08h | 1 |
| A/D | A/D conversion | 9 | 2C09h | 1 |
| UART0 | UART0 reception | 10 | 2C0Ah | |
| | UART0 transmission | 11 | 2C0Bh | |
| UART1 | UART1 reception | 12 | 2C0Ch | 1 |
| | UART1 transmission | 13 | 2C0Dh | |
| UART2 | UART2 reception | 14 | 2C0Eh | 1 |
| | UART2 transmission | 15 | 2C0Fh | 1 |
| I ² C bus/SSU | Receive data full | 16 | 2C10h | |
| | Transmit data empty | 17 | 2C11h | |
| Voltage detection circuit | Voltage monitor 2/comparator A2 | 18 | 2C12h | |
| | Voltage monitor 1/comparator A1 | 19 | 2C13h | |
| Timer RC | Input-capture/compare-match A | 22 | 2C16h | |
| | Input-capture/compare-match B | 23 | 2C17h | |
| | Input-capture/compare-match C | 24 | 2C18h | |
| | Input-capture/compare-match D | 25 | 2C19h |] |
| (Reserved) | _ | 26 | 2C1Ah | |
| | _ | 27 | 2C1Bh | |
| | _ | 28 | 2C1Ch | |
| | _ | 29 | 2C1Dh | |
| | _ | 30 | 2C1Eh | |
| | _ | 31 | 2C1Fh |] |
| | _ | 32 | 2C20h |] |
| | _ | 33 | 2C21h | |
| Timer RE | Timer RE | 42 | 2C2Ah | |
| Timer RA | Timer RA | 49 | 2C31h | |
| Timer RB | Timer RB | 51 | 2C33h |] ▼ |
| Flash memory | Flash memory ready status | 52 | 2C34h | Low |

15. DTC R8C/33A Group




Figure 15.3 **DTC Internal Operation Flowchart**

15. DTC R8C/33A Group

15.3.4 **Normal Mode**

One to 256 bytes of data are transferred by one activation. The number of transfer times can be 1 to 256. When the specified number of transfer times is completed, an interrupt request is generated for the CPU.

Table 15.7 shows Register Functions in Normal Mode.

Figure 15.4 shows Data Transfers in Normal Mode.

Table 15.7 Register Functions in Normal Mode

| Register | Symbol | Function |
|------------------------------------|--------|--|
| DTC block size register | DTBLS | Size of the data block to be transferred by one activation |
| DTC transfer count register | DTCCT | Number of times of data transfers |
| DTC transfer count reload register | DTRLD | Not used |
| DTC source address register | DTSAR | Data transfer source address |
| DTC destination address register | DTDAR | Data transfer destination address |




Figure 15.4 **Data Transfers in Normal Mode**

15.3.5 Repeat Mode

One to 255 bytes of data are transferred by one activation. Either of the transfer source or destination should be specified as the repeat area. The number of transfer times can be 1 to 255. On completion of the specified number of transfer times, the DTCCT register and the address specified for the repeat area are initialized to continue transfers. When the RPTINT bit in the DTCCR register is 1 to enable the interrupt generation, an interrupt request is generated for the CPU after the specified number of transfer times.


The lower 8 bits of the initial value for the repeat area address must be 00h. The size of data to be transferred must be set to 255 bytes or less before the specified number of transfer times is completed.

Table 15.8 shows Register Functions in Repeat Mode.

Figure 15.5 shows Data Transfers in Repeat Mode.

Table 15.8 Register Functions in Repeat Mode

| Register | Symbol | Function |
|------------------------------------|--------|--|
| DTC block size register | DTBLS | Size of the data block to be transferred by one activation |
| DTC transfer count register | DTCCT | Number of times of data transfers |
| DTC transfer count reload register | DTRLD | This register value is reloaded to the DTCCT register. (Data transfer count is initialized.) |
| DTC source address register | DTSAR | Data transfer source address |
| DTC destination address register | DTDAR | Data transfer destination address |



15.3.6 Chain Transfers

When the CHNE bit in the DTCCR register is 1 (chain transfers enabled), multiple data transfers can be continuously performed by one activation source. Figure 15.6 shows a Flow of Chain Transfers.

When the DTC is activated, one control data is selected according to the data read from the DTC vector address corresponding to the activation source, and the selected control data is read from the DTC control data area. When the CHNE bit for the control data is 1 (chain transfers enabled), the next control data immediately following the current control data is read and transferred after the current transfer is completed. This operation is repeated until the data transfer with the control data for which the CHNE bit is 0 (chain transfers disabled) is completed.




Figure 15.6 Flow of Chain Transfers

15.3.7 Interrupt Sources

When the specified number of times of data transfers is completed in normal mode or when completed while the PRTINT bit in the DTCCR register is 1 (interrupt generation enabled) in repeat mode, the interrupt request corresponding to the activation source is generated for the CPU. Interrupt requests for the CPU are affected by the I flag or interrupt control register. In chain transfers, whether the interrupt request is generated or not is determined either by the number of transfer times specified for the first type of the transfer or the RPTINT bit. When an interrupt request is generated for the CPU, the bit among bits DTCENi0 to DTCENi7 in the DTCENi registers (i = 0 to 3, 5, 6) corresponding to the activation source are set to 0 (activation disabled).

15. DTC R8C/33A Group

15.3.8 **Operation Timings**

The DTC requires four clock cycles to read control data allocated in the DTC control data area. The number of clock cycles required to write back control data differs depending on the control data settings.

Figure 15.7 shows an Example of DTC Operation Timings and Figure 15.8 shows an Example of DTC Operation Timings in Chain Transfers.

Table 15.9 shows the Specifications of Control Data Write-Back Operation.




Figure 15.7 **Example of DTC Operation Timings**




Figure 15.8 **Example of DTC Operation Timings in Chain Transfers**

Table 15.9 Specifications of Control Data Write-Back Operation

| Bits b3 to b0 | Operating | Address | Control | C | Number of | | | |
|----------------------|----------------|-------------|-------------|-------------------|-------------------|-------------------|-------------------|-----------------|
| in DTCCR Register | Mode | Source | Destination | DTCCT Register | DTRLD Register | DTSAR Register | DTDAR Register | Clock Cycles |
| 00X0b | | Fixed | Fixed | Written back | Written back | Not written back | Not written back | 1 |
| 01X0b | Normal mode | Incremented | Fixed | Written back | Written back | Written back | Not written back | 2 |
| 10X0b | mode | Fixed | Incremented | Written back | Written back | Not written back | Written back | 2 |
| 11X0b | | Incremented | Incremented | Written back | Written back | Written back | Written back | 3 |
| 0X11b | | Repeat area | Fixed | Written back | Written back | Written back | Not written back | 2 |
| 1X11b | Repeat | | Incremented | Written back | Written back | Written back | Written back | 3 |
| X001b | mode | Fixed | Repeat area | Written back | Written back | Not written back | Written back | 2 |
| X101b | | Incremented | | Written back | Written back | Written back | Written back | 3 |

X: 0 or 1

Number of DTC Execution Cycles 15.3.9

Table 15.10 shows the Operations Following DTC Activation and Required Number of Cycles for each operation.

Table 15.11 shows the Number of Clock Cycles Required for Data Transfers.

Table 15.10 Operations Following DTC Activation and Required Number of Cycles

| Vector Read | Control Data Read Write (J) | Data Read | Data Write | Internal Operation |
|-------------|--------------------------------|-----------|------------|--------------------|
| 1 | 5 to 7 | (Note 1) | (Note 1) | 2 |
| 1 | 5 to 7 | (Note 1) | (Note 1) | 2 |

Note:

1. For the number of clock cycles required for data read/write, see Table 15.11 Number of Clock Cycles Required for Data Transfers.

Data is transferred as described below, when the DTBLS register = N,

- (1) When N = 2n (even), two-byte transfers are performed n times.
- (2) When N = 2n + 1 (odd), two-byte transfers are performed n times followed by one time of one-byte transfer.

Table 15.11 Number of Clock Cycles Required for Data Transfers

| Operation | Unit of | | p RAM C Transfers) | On-Chip ROM | On-Chip ROM | SFR (Word Access) | | SFR (Byte |
|------------|------------|-----------------|-----------------------|----------------|----------------|----------------------|----------------|--------------|
| | Transfers | Even Address | Odd Address | (User Area) | (Data Area) | Even Address | Odd Address | Access) |
| Data read | 1-byte SK1 | 1 | | 1 | 2 | 2 | | 2 |
| Data read | 2-byte SK2 | 1 | 2 | 2 | 4 | 2 | 4 | 4 |
| Data write | 1-byte SL1 | , | | _ | _ | ; | 2 | 2 |
| | 2-byte SL2 | 1 | 2 | _ | _ | 2 | 4 | 4 |

From Tables 15.10 and 15.11, the total number of required execution cycles can be obtained by the following formula:

Number of required execution cycles = $1 + \Sigma$ [formula A] + 2

Σ: Sum of the cycles for the number of transfer times performed by one activation source ([the number of transfer times for which CHNE is set to 1] + 1)

- (1) For N = 2n (even) Formula $A = J + n \cdot SK2 + n \cdot SL2$
- (2) For N = 2n+1 (odd) Formula $A = J + n \cdot SK2 + 1 \cdot SK1 + n \cdot SL2 + 1 \cdot SL1$
- J: Number of cycles required to read or write back control data

R8C/33A Group 15. DTC

15.4 **Notes on DTC**

15.4.1 **DTC** activation source

- Do not generate any DTC activation sources before entering wait mode or during wait mode.
- Do not generate any DTC activation sources before entering stop mode or during stop mode.

15.4.2 DTCENi Registers (i = 0 to 3, 5, 6)

- Modify bits DTCENi0 to DTCENi7 only while an interrupt request corresponding to the bit is not generated.
- When the interrupt source flag in the status register for the peripheral function is 1, do not modify the corresponding activation source bit among bits DTCENi0 to DTCENi7.
- Do not access the DTCENi registers using DTC transfers.

15.4.3 **Peripheral Modules**

- Do not set the status register bit for the peripheral function to 0 using a DTC transfer.
- When the DTC activation source is I2C bus/SSU receive data full, read the SSRDR register/the ICDRR register using a DTC transfer.
- When the DTC activation source is I²C bus/SSU transmit data empty, write to the SSTDR register/the ICDRT register using a DTC transfer.

16. General Overview of Timers

The MCU has two 8-bit timers with 8-bit prescalers, a 16-bit timer, and a timer with a 4-bit counter and an 8-bit counter. The two 8-bit timers with 8-bit prescalers are timer RA and timer RB. These timers contain a reload register to store the default value of the counter. The 16-bit timers are timer RC, and have input capture and output compare functions. The 4-bit and 8-bit counters are timer RE, and has an output compare function. All the timers operate independently.

Table 16.1 lists Functional Comparison of Timers.

Table 16.1 Functional Comparison of Timers

| | Item | Timer RA | Timer RB | Timer RC | Timer RE |
|-------------------|---|--|---|--|--------------------------------|
| Configurat | ion | 8-bit timer with 8-bit prescaler (with reload register) | 8-bit timer with 8-bit prescaler (with reload register) | 16-bit timer (with input capture and output compare) | 4-bit counter 8-bit counter |
| Count | | Decrement | Decrement | Increment | Increment |
| Count sources | | • f1 • f2 • f8 • fOCO • fC32 • fC | • f1 • f2 • f8 • Timer RA underflow | • f1 • f2 • f4 • f8 • f32 • fOCO40M • fOCO-F • TRCCLK | • f4 • f8 • f32 • fC4 |
| Function | Count of the internal count source | Timer mode | Timer mode | Timer mode (output compare function) | _ |
| | Count of the external count source | Event counter mode | _ | Timer mode (output compare function) | _ |
| | External pulse width/ period measurement | Pulse width measurement mode, pulse period measurement mode | _ | Timer mode (input capture function; 4 pins) | _ |
| PWM output | | Pulse output mode (1), Event counter mode (1) | Programmable waveform generation mode | Timer mode (output compare function; 4 pins) ⁽¹⁾ , PWM mode (3 pins), PWM2 mode (1 pin) | Output compare mode (1) |
| | One-shot waveform output | _ | Programmable one- shot generation mode, Programmable wait one-shot generation mode | PWM mode (3 pins) | _ |
| | Three-phase waveforms output | _ | _ | _ | _ |
| | Timer | Timer mode (only fC32 count) | _ | _ | Real-time clock mode |
| Input pin | | TRAIO | INTO | INTO, TRCCLK, TRCTRG, TRCIOA, TRCIOB, TRCIOC, TRCIOD | _ |
| Output pin | | TRAO TRAIO | TRBO | TRCIOA, TRCIOB, TRCIOC, TRCIOD | TREO |
| Related interrupt | | Timer RA interrupt | Timer RB interrupt, INT0 interrupt | Compare match/input capture A to D interrupt, Overflow interrupt, INTO interrupt | Timer RE interrupt |
| Timer stop | | Provided | Provided | Provided | Provided |

Note:

^{1.} Rectangular waves are output in these modes. Since the waves are inverted at each overflow, the "H" and "L" level widths of the pulses are the same.

17. Timer RA

Timer RA is an 8-bit timer with an 8-bit prescaler.

17.1 Overview

The prescaler and timer each consist of a reload register and counter. The reload register and counter are allocated at the same address, and can be accessed when accessing registers TRAPRE and TRA (refer to **Tables 17.2 to 17.6 the Specification of Each Modes**).

The count source for timer RA is the operating clock that regulates the timing of timer operations such as counting and reloading.

Figure 17.1 shows a Timer RA Block Diagram. Table 17.1 lists Pin Configuration of Timer RA.

Timer RA contains the following five operating modes:

• Timer mode: The timer counts the internal count source.

• Pulse output mode: The timer counts the internal count source and outputs pulses which invert the

polarity by underflow of the timer.

• Event counter mode: The timer counts external pulses.

Pulse width measurement mode: The timer measures the pulse width of an external pulse.
Pulse period measurement mode: The timer measures the pulse period of an external pulse.




Figure 17.1 Timer RA Block Diagram

Table 17.1 Pin Configuration of Timer RA

| Pin Name | Assigned Pin | I/O | Function |
|----------|--------------|--------|---|
| TRAIO | P1_5 or P1_7 | I/O | Function differs according to the mode. Refer to descriptions of individual modes |
| TRAO | P3_7 | Output | for details |

17. Timer RA R8C/33A Group

17.2 Registers

17.2.1 **Timer RA Control Register (TRACR)**

Address 0100h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|-------|-------|----|-------|-------|--------|
| Symbol | _ | _ | TUNDF | TEDGF | _ | TSTOP | TCSTF | TSTART |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--------------------------------------|---|-----|
| b0 | TSTART | Timer RA count start bit (1) | 0: Count stops | R/W |
| | | | 1: Count starts | |
| b1 | TCSTF | Timer RA count status flag (1) | 0: Count stops | R |
| | | | 1: During count | |
| b2 | TSTOP | Timer RA count forcible stop bit (2) | When this bit is set to 1, the count is forcibly stopped. | R/W |
| | | | When read, its content is 0. | |
| b3 | _ | Nothing is assigned. If necessary, s | et to 0. When read, the content is 0. | _ |
| b4 | TEDGF | Active edge judgment flag (3, 4) | 0: Active edge not received | R/W |
| | | | 1: Active edge received (end of measurement period) | |
| b5 | TUNDF | Timer RA underflow flag (3, 4) | 0: No underflow | R/W |
| | | | 1: Underflow | |
| b6 | _ | Nothing is assigned. If necessary, s | et to 0. When read, the content is 0. | _ |
| b7 | _ | | | |

- 1. Refer to 17.8 Notes on Timer RA for precautions regarding bits TSTART and TCSTF.
- 2. When the TSTOP bit is set to 1, bits TSTART and TCSTF and registers TPRAPRE and TRA are set to the values
- 3. Bits TEDGF and TUNDF can be set to 0 by writing 0 to these bits by a program. However, their value remains unchanged when 1 is written.
- 4. Set to 0 in timer mode, pulse output mode, and event counter mode.

In pulse width measurement mode and pulse period measurement mode, use the MOV instruction to set the TRACR register. If it is necessary to avoid changing the values of bits TEDGF and TUNDF, write 1 to them.

17.2.2 Timer RA I/O Control Register (TRAIOC)

Address 0101h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|--------|--------|-------|-------|--------|-------|-------|---------|
| Symbol | TIOGT1 | TIOGT0 | TIPF1 | TIPF0 | TIOSEL | TOENA | TOPCR | TEDGSEL |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|---------|----------------------------------|--|-----|
| b0 | TEDGSEL | TRAIO polarity switch bit | Function varies according to the operating mode. | R/W |
| b1 | TOPCR | TRAIO output control bit | | R/W |
| b2 | TOENA | TRAO output enable bit | | R/W |
| b3 | TIOSEL | Hardware LIN function select bit | | R/W |
| b4 | TIPF0 | TRAIO input filter select bit | | R/W |
| b5 | TIPF1 | | | R/W |
| b6 | TIOGT0 | TRAIO event input control bit | | R/W |
| b7 | TIOGT1 | | | R/W |

Timer RA Mode Register (TRAMR) 17.2.3


Address 0102h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TCKCUT TCK2 TCK1 TCK0 TMOD2 TMOD1 TMOD0 After Reset 0 0 0 0 0 0 0

| Bit | Symbol | Bit Name | Function | R/W |
|----------------|-------------------------|---|---|-------------------|
| b0 b1 b2 | TMOD0 TMOD1 TMOD2 | Timer RA operating mode select bit | b2 b1 b0 0 0 0: Timer mode 0 0 1: Pulse output mode 0 1 0: Event counter mode 0 1 1: Pulse width measurement mode 1 0 0: Pulse period measurement mode 1 0 1: Do not set. 1 1 0: Do not set. 1 1 1: Do not set. | R/W R/W R/W |
| b3 | _ | Nothing is assigned. If necessary, set to | 0. When read, the content is 0. | — |
| b4 b5 b6 | TCK0 TCK1 TCK2 | Timer RA count source select bit | b6 b5 b4 0 0 0: f1 0 0 1: f8 0 1 0: fOCO 0 1 1: f2 1 0 0: fC32 1 0 1: Do not set. 1 1 0: fC 1 1 1: Do not set. | R/W R/W R/W |
| b7 | TCKCUT | Timer RA count source cutoff bit | Provides count source Cuts off count source | R/W |

When both the TSTART and TCSTF bits in the TRACR register are set to 0 (count stops), rewrite this register.

17.2.4 **Timer RA Prescaler Register (TRAPRE)**

Address 0103h



| Bit | Mode | Function | Setting Range | R/W |
|----------|-------------------------------|---|---------------|-----|
| b7 to b0 | Timer mode | Counts an internal count source | 00h to FFh | R/W |
| | Pulse output mode | | 00h to FFh | R/W |
| | Event counter mode | Counts an external count source | 00h to FFh | R/W |
| | | external (counts internal count source) | 00h to FFh | R/W |
| | Pulse period measurement mode | Measure pulse period of input pulses from external (counts internal count source) | 00h to FFh | R/W |

Note:

1. When the TSTOP bit in the TRACR register is set to 1, the TRAPRE register is set to FFh.

17.2.5 Timer RA Register (TRA)

| Address U | 104n | | | | | | | | |
|-------------|------|----|----|----|----|----|----|----|----------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ | |
| After Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | (Note 1) |

| Bit | Mode | Function | Setting Range | R/W |
|----------|-----------|--|---------------|-----|
| b7 to b0 | All modes | Counts on underflow of TRAPRE register | 00h to FFh | R/W |

Note:

1. When the TSTOP bit in the TRACR register is set to 1, the TRAPRE register is set to FFh.

17.2.6 Timer RA Pin Select Register (TRASR)

Address 0180h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|----|-----------|-----------|
| Symbol | _ | _ | _ | _ | _ | _ | TRAIOSEL1 | TRAIOSEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|-----------|--|--|-----|
| b0 | TRAIOSEL0 | TRAIO pin select bit | b1 b0 | R/W |
| b1 | TRAIOSEL1 | | 0 0: TRAIO pin not used 0 1: P1_7 assigned 1 0: P1_5 assigned 1 1: Do not set. | R/W |
| b2 | _ | Reserved bits | Set to 0. | R/W |
| b3 | _ | | | |
| b4 | _ | | | |
| b5 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | |
| b6 | _ | | | |
| b7 | _ | | | |

The TRASR register selects which pin is assigned to the timer RA I/O. To use the I/O pin for timer RA, set this register.

Set the TRASR register before setting the timer RA associated registers. Also, do not change the setting value in this register during timer RA operation.

17.3 Timer Mode

In this mode, the timer counts an internally generated count source (refer to **Table 17.2 Timer Mode Specifications**).

Table 17.2 Timer Mode Specifications

| Item | Specification |
|-----------------------|---|
| Count sources | f1, f2, f8, fOCO, fC32 |
| Count operations | Decrement |
| | When the timer underflows, the contents of the reload register are reloaded |
| | and the count is continued. |
| Divide ratio | 1/(n+1)(m+1) |
| | n: Value set in TRAPRE register, m: Value set in TRA register |
| Count start condition | 1 (count starts) is written to the TSTART bit in the TRACR register. |
| Count stop conditions | (count stops) is written to the TSTART bit in the TRACR register. |
| | •1 (count forcibly stops) is written to the TSTOP bit in the TRACR register. |
| Interrupt request | When timer RA underflows [timer RA interrupt]. |
| generation timing | |
| TRAIO pin function | Programmable I/O port |
| TRAO pin function | Programmable I/O port |
| Read from timer | The count value can be read by reading registers TRA and TRAPRE. |
| Write to timer | When registers TRAPRE and TRA are written while the count is stopped, |
| | values are written to both the reload register and counter. |
| | When registers TRAPRE and TRA are written during the count, values are |
| | written to the reload register and counter (refer to 17.3.2 Timer Write Control |
| | during Count Operation). |

17.3.1 Timer RA I/O Control Register (TRAIOC) in Timer Mode

Address 0101h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|--------|--------|-------|-------|--------|-------|-------|---------|
| Symbol | TIOGT1 | TIOGT0 | TIPF1 | TIPF0 | TIOSEL | TOENA | TOPCR | TEDGSEL |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|---------|----------------------------------|---|-----|
| b0 | TEDGSEL | TRAIO polarity switch bit | Set to 0 in timer mode. | R/W |
| b1 | TOPCR | TRAIO output control bit | | R/W |
| b2 | TOENA | TRAO output enable bit | | R/W |
| b3 | TIOSEL | Hardware LIN function select bit | Set to 0. However, set to 1 when the hardware LIN function is used. | R/W |
| b4 | TIPF0 | TRAIO input filter select bit | Set to 0 in timer mode. | R/W |
| b5 | TIPF1 | | | R/W |
| b6 | TIOGT0 | TRAIO event input control bit | | R/W |
| b7 | TIOGT1 | | | R/W |

17.3.2 **Timer Write Control during Count Operation**

Timer RA has a prescaler and a timer (which counts the prescaler underflows). The prescaler and timer each consist of a reload register and a counter. When writing to the prescaler or timer, values are written to both the reload register and counter.

However, values are transferred from the reload register to the counter of the prescaler in synchronization with the count source. In addition, values are transferred from the reload register to the counter of the timer in synchronization with prescaler underflows. Therefore, if the prescaler or timer is written to when count operation is in progress, the counter value is not updated immediately after the WRITE instruction is executed. Figure 17.2 shows an Operating Example of Timer RA when Counter Value is Rewritten during Count Operation.




Figure 17.2 Operating Example of Timer RA when Counter Value is Rewritten during Count Operation

Pulse Output Mode 17.4

In pulse output mode, the internally generated count source is counted, and a pulse with inverted polarity is output from the TRAIO pin each time the timer underflows (refer to Table 17.3 Pulse Output Mode Specifications).

Table 17.3 Pulse Output Mode Specifications

| Item | Specification |
|-------------------------------------|--|
| Count sources | f1, f2, f8, fOCO, fC32 |
| Count operations | Decrement When the timer underflows, the contents in the reload register is reloaded and the count is continued. |
| Divide ratio | 1/(n+1)(m+1) n: Value set in TRAPRE register, m: Value set in TRA register |
| Count start condition | 1 (count starts) is written to the TSTART bit in the TRACR register. |
| Count stop conditions | 0 (count stops) is written to the TSTART bit in the TRACR register. 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register. |
| Interrupt request generation timing | When timer RA underflows [timer RA interrupt]. |
| TRAIO pin function | Pulse output, programmable output port |
| TRAO pin function | Programmable I/O port or inverted output of TRAIO |
| Read from timer | The count value can be read by reading registers TRA and TRAPRE. |
| Write to timer | When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter. When registers TRAPRE and TRA are written during the count, values are written to the reload register and counter (refer to 17.3.2 Timer Write Control during Count Operation). |
| Selectable functions | TRAIO signal polarity switch function The level when the pulse output starts is selected by the TEDGSEL bit in the TRAIOC register. (1) TRAO output function Pulses inverted from the TRAIO output polarity can be output from the TRAO pin (selectable by the TOENA bit in the TRAIOC register). Pulse output stop function Output from the TRAIO pin is stopped by the TOPCR bit in the TRAIOC register. TRAIO pin select function P1_5 or P1_7 is selected by bits TRAIOSEL0 to TRAIOSEL1 in the TRASR register. |

Note:

1. The level of the output pulse becomes the level when the pulse output starts when the TRAMR register is written to.

Timer RA I/O Control Register (TRAIOC) in Pulse Output Mode 17.4.1

| Address | UIUIII | | | | | | | |
|-------------|--------|--------|-------|-------|--------|-------|-------|---------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | TIOGT1 | TIOGT0 | TIPF1 | TIPF0 | TIOSEL | TOENA | TOPCR | TEDGSEL |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|---------|----------------------------------|---|-----|
| b0 | TEDGSEL | TRAIO polarity switch bit | TRAIO output starts at "H" TRAIO output starts at "L" | R/W |
| b1 | TOPCR | TRAIO output control bit | 0: TRAIO output 1: Port P1_7 or P1_5 | R/W |
| b2 | TOENA | TRAO output enable bit | 0: Port P3_7 1: TRAO output (inverted TRAIO output from P3_7) | R/W |
| b3 | TIOSEL | Hardware LIN function select bit | Set to 0. | R/W |
| b4 | TIPF0 | TRAIO input filter select bit | Set to 0 in pulse output mode. | R/W |
| b5 | TIPF1 | | | R/W |
| b6 | TIOGT0 | TRAIO event input control bit | 7 | R/W |
| b7 | TIOGT1 | | | R/W |

17.5 **Event Counter Mode**

In event counter mode, external signal inputs to the TRAIO pin are counted (refer to Table 17.4 Event **Counter Mode Specifications**).


Event Counter Mode Specifications Table 17.4

| Item | Specification |
|-------------------------------------|--|
| Count source | External signal which is input to TRAIO pin (active edge selectable by a program) |
| Count operations | Decrement When the timer underflows, the contents of the reload register are reloaded and the count is continued. |
| Divide ratio | 1/(n+1)(m+1) n: setting value of TRAPRE register, m: setting value of TRA register |
| Count start condition | 1 (count starts) is written to the TSTART bit in the TRACR register. |
| Count stop conditions | 0 (count stops) is written to the TSTART bit in the TRACR register. 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register. |
| Interrupt request generation timing | When timer RA underflows [timer RA interrupt]. |
| TRAIO pin function | Count source input |
| TRAO pin function | Programmable I/O port or pulse output (1) |
| Read from timer | The count value can be read by reading registers TRA and TRAPRE. |
| Write to timer | When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter. When registers TRAPRE and TRA are written during the count, values are written to the reload register and counter (refer to 17.3.2 Timer Write Control during Count Operation). |
| Selectable functions | INT1 input polarity switch function The active edge of the count source is selected by the TEDGSEL bit in the TRAIOC register. Count source input pin select function P1_5 or P1_7 is selected by bits TRAIOSEL0 to TRAIOSEL1 in the TRASR register. Pulse output function Pulses of inverted polarity can be output from the TRAO pin each time the timer underflows (selectable by the TOENA bit in the TRAIOC register). (1) Digital filter function Whether enabling or disabling the digital filter and the sampling frequency is selected by bits TIPF0 and TIPF1 in the TRAIOC register. Event input control function The enabled period for the event input to the TRAIO pin is selected by bits TIOGT0 and TIOGT1 in the TRAIOC register. |

Note:

1. The level of the output pulse becomes the level when the pulse output starts when the TRAMR register is written to.

Timer RA I/O Control Register (TRAIOC) in Event Counter Mode 17.5.1



| Bit | Symbol | Bit Name | Function | R/W |
|-----|---------|-----------------------------------|---|-----|
| b0 | TEDGSEL | TRAIO polarity switch bit | O: Starts counting at rising edge of the TRAIO input and TRAO starts output at "L" 1: Starts counting at falling edge of the TRAIO input and TRAO starts output at "H" | R/W |
| b1 | TOPCR | TRAIO output control bit | Set to 0 in event counter mode. | R/W |
| b2 | TOENA | TRAO output enable bit | 0: Port P3_7 1: TRAO output | R/W |
| b3 | TIOSEL | Hardware LIN function select bit | Set to 0. | R/W |
| b4 | TIPF0 | TRAIO input filter select bit (1) | b5 b4 0 0: No filter | R/W |
| b5 | TIPF1 | | 0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling | R/W |
| b6 | TIOGT0 | TRAIO event input control bit | b7 b6 0 0: Event input always enabled | R/W |
| b7 | TIOGT1 | | 0 1: Do not set. 1 0: Event enabled for "H" period of timer RC compare match signal 1 1: Do not set. | R/W |

Note:

^{1.} When the same value from the TRAIO pin is sampled three times continuously, the input is determined.

17.6 **Pulse Width Measurement Mode**

In pulse width measurement mode, the pulse width of an external signal input to the TRAIO pin is measured (refer to Table 17.5 Pulse Width Measurement Mode Specifications).

Figure 17.3 shows an Operating Example of Pulse Width Measurement Mode.

Table 17.5 Pulse Width Measurement Mode Specifications

| Item | Specification |
|-------------------------------------|--|
| Count sources | f1, f2, f8, fOCO, fC32 |
| Count operations | Decrement Continuously counts the selected signal only when measurement pulse is "H" level, or conversely only "L" level. When the timer underflows, the contents of the reload register are reloaded and the count is continued. |
| Count start condition | 1 (count starts) is written to the TSTART bit in the TRACR register. |
| Count stop conditions | 0 (count stops) is written to the TSTART bit in the TRACR register. 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register. |
| Interrupt request generation timing | When timer RA underflows [timer RA interrupt]. Rising or falling of the TRAIO input (end of measurement period) [timer RA interrupt] |
| TRAIO pin function | Measured pulse input |
| TRAO pin function | Programmable I/O port |
| Read from timer | The count value can be read by reading registers TRA and TRAPRE. |
| Write to timer | When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter. When registers TRAPRE and TRA are written during the count, values are written to the reload register and counter (refer to 17.3.2 Timer Write Control during Count Operation). |
| Selectable functions | Measurement level setting The "H" level or "L" level period is selected by the TEDGSEL bit in the TRAIOC register. Measured pulse input pin select function P1_5 or P1_7 is selected by bits TRAIOSEL0 to TRAIOSEL1 in the TRASR register. Digital filter function Whether enabling or disabling the digital filter and the sampling frequency is selected by bits TIPF0 and TIPF1 in the TRAIOC register. |

Timer RA I/O Control Register (TRAIOC) in Pulse Width Measurement 17.6.1

Address 0101h Bit b6 b5 b4 b3 b2 b1 b0 TIOGT0 TOENA TEDGSEL TIOGT1 TIPF1 TIPF0 TIOSEL TOPCR After Reset 0 0 0 0 0 0

| Bit | Symbol | Bit Name | Function | R/W |
|----------|----------------|-----------------------------------|--|------------|
| b0 | TEDGSEL | TRAIO polarity switch bit | 0: TRAIO input starts at "L" 1: TRAIO input starts at "H" | R/W |
| b1 | TOPCR | TRAIO output control bit | Set to 0 in pulse width measurement mode. | R/W |
| b2 | TOENA | TRAO output enable bit | | R/W |
| b3 | TIOSEL | Hardware LIN function select bit | Set to 0. However, set to 1 when the hardware LIN function is used. | R/W |
| b4 b5 | TIPF0 TIPF1 | TRAIO input filter select bit (1) | 0 0: No filter 0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling | R/W R/W |
| b6 | TIOGT0 | TRAIO event input control bit | Set to 0 in pulse width measurement mode. | R/W |
| b7 | TIOGT1 | | | R/W |

Note:

^{1.} When the same value from the TRAIO pin is sampled three times continuously, the input is determined.

17.6.2 **Operating Example**




Figure 17.3 Operating Example of Pulse Width Measurement Mode

17.7 **Pulse Period Measurement Mode**

In pulse period measurement mode, the pulse period of an external signal input to the TRAIO pin is measured (refer to Table 17.6 Pulse Period Measurement Mode Specifications).

Figure 17.4 shows an Operating Example of Pulse Period Measurement Mode.

Pulse Period Measurement Mode Specifications Table 17.6

| Item | Specification |
|-------------------------------------|--|
| Count sources | f1, f2, f8, fOCO, fC32 |
| Count operations | Decrement After the active edge of the measured pulse is input, the contents of the readout buffer are retained at the first underflow of timer RA prescaler. Then timer RA reloads the contents in the reload register at the second underflow of timer RA prescaler and continues counting. |
| Count start condition | 1 (count starts) is written to the TSTART bit in the TRACR register. |
| Count stop conditions | 0 (count stops) is written to TSTART bit in the TRACR register. 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register. |
| Interrupt request generation timing | When timer RA underflows or reloads [timer RA interrupt]. Rising or falling of the TRAIO input (end of measurement period) [timer RA interrupt] |
| TRAIO pin function | Measured pulse input (1) |
| TRAO pin function | Programmable I/O port |
| Read from timer | The count value can be read by reading registers TRA and TRAPRE. |
| Write to timer | When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter. When registers TRAPRE and TRA are written during the count, values are written to the reload register and counter (refer to 17.3.2 Timer Write Control during Count Operation). |
| Selectable functions | Measurement period selection The measurement period of the input pulse is selected by the TEDGSEL in the TRAIOC register. Measured pulse input pin select function P1_5 or P1_7 is selected by bits TRAIOSEL0 to TRAIOSEL1 in the TRASR register. Digital filter function Whether enabling or disabling the digital filter and the sampling frequency is selected by bits TIPF0 and TIPF1 in the TRAIOC register. |

Note:

1. Input a pulse with a period longer than twice the timer RA prescaler period. Input a pulse with a longer "H" and "L" width than the timer RA prescaler period. If a pulse with a shorter period is input to the TRAIO pin, the input may be ignored.

17.7.1 Timer RA I/O Control Register (TRAIOC) in Pulse Period Measurement Mode


Address 0101h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TIOGT1 TIOGT0 TIPF1 TIPF0 TIOSEL TOENA TOPCR TEDGSEL After Reset 0 0 0 0 0 0

| Bit | Symbol | Bit Name | Function | R/W |
|----------|------------------|-----------------------------------|---|------------|
| b0 | TEDGSEL | TRAIO polarity switch bit | Measures measurement pulse from one rising edge to next rising edge Heasures measurement pulse from one falling edge to next falling edge | R/W |
| b1 | TOPCR | TRAIO output control bit | Set to 0 in pulse period measurement mode. | R/W |
| b2 | TOENA | TRAO output enable bit | | R/W |
| b3 | TIOSEL | Hardware LIN function select bit | Set to 0. | R/W |
| b4 b5 | TIPF0 TIPF1 | TRAIO input filter select bit (1) | 0 0: No filter 0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling | R/W R/W |
| b6 b7 | TIOGT0 TIOGT1 | TRAIO event input control bit | Set to 0 in pulse period measurement mode. | R/W R/W |

Note:

^{1.} When the same value from the TRAIO pin is sampled three times continuously, the input is determined.

17.7.2 **Operating Example**



Conditions: The period from one rising edge to the next rising edge of the measured pulse is measured (TEDGSEL = 0) with the default value of the TRA register as 0Fh.

Notes:

- 1. The contents of the read-out buffer can be read by reading the TRA register in pulse period measurement mode.
- 2. After an active edge of the measured pulse is input, the TEDGF bit in the TRACR register is set to 1 (active edge received) when the timer RA prescaler underflows for the second time.
- 3. The TRA register should be read before the next active edge is input after the TEDGF bit is set to 1 (active edge received). The contents in the read-out buffer are retained until the TRA register is read. If the TRA register is not read before the next active edge is input, the measured result of the previous period is retained.
- 4. To set to 0 by a program, use a MOV instruction to write 0 to the TEDGF bit in the TRACR register. At the same time, write 1 to the TUNDF bit in the TRACR register.
- 5. To set to 0 by a program, use a MOV instruction to write 0 to the TUNDF bit. At the same time, write 1 to the TEDGF bit.
- 6. Bits TUNDF and TEDGF are both set to 1 if timer RA underflows and reloads on an active edge simultaneously.

Figure 17.4 **Operating Example of Pulse Period Measurement Mode**

17.8 Notes on Timer RA

- Timer RA stops counting after a reset. Set the values in the timer RA and timer RA prescalers before the count starts.
- Even if the prescaler and timer RA are read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In pulse period measurement mode, bits TEDGF and TUNDF in the TRACR register can be set to 0 by writing 0 to these bits by a program. However, these bits remain unchanged if 1 is written. When using the READ-MODIFY-WRITE instruction for the TRACR register, the TEDGF or TUNDF bit may be set to 0 although these bits are set to 1 while the instruction is being executed. In this case, write 1 to the TEDGF or TUNDF bit which is not supposed to be set to 0 with the MOV instruction.
- When changing to pulse period measurement mode from another mode, the contents of bits TEDGF and TUNDF are undefined. Write 0 to bits TEDGF and TUNDF before the count starts.
- The TEDGF bit may be set to 1 by the first timer RA prescaler underflow generated after the count starts.
- When using the pulse period measurement mode, leave two or more periods of the timer RA prescaler immediately after the count starts, then set the TEDGF bit to 0.
- The TCSTF bit retains 0 (count stops) for 0 to 1 cycle of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

During this time, do not access registers associated with timer RA ⁽¹⁾ other than the TCSTF bit. Timer RA starts counting at the first valid edge of the count source after The TCSTF bit is set to 1 (during count).

The TCSTF bit remains 1 for 0 to 1 cycle of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RA counting is stopped when the TCSTF bit is set to 0.

During this time, do not access registers associated with timer RA (1) other than the TCSTF bit.

Note:

- 1. Registers associated with timer RA: TRACR, TRAIOC, TRAMR, TRAPRE, and TRA.
- When the TRAPRE register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source clock for each write interval.
- When the TRA register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.

18. Timer RB

Timer RB is an 8-bit timer with an 8-bit prescaler.

18.1 Overview

The prescaler and timer each consist of a reload register and counter (refer to **Tables 18.2 to 18.5 the Specifications of Each Mode**). Timer RB has timer RB primary and timer RB secondary as reload registers.

The count source for timer RB is the operating clock that regulates the timing of timer operations such as counting and reloading.

Figure 18.1 shows a Timer RB Block Diagram. Table 18.1 lists Pin Configuration of Timer RB.

Timer RB has four operation modes listed as follows:

• Timer mode: The timer counts an internal count source (peripheral

function clock or timer RA underflows).

• Programmable waveform generation mode: The timer outputs pulses of a given width successively.

• Programmable one-shot generation mode: The timer outputs a one-shot pulse.

• Programmable wait one-shot generation mode: The timer outputs a delayed one-shot pulse.




Figure 18.1 Timer RB Block Diagram

Table 18.1 Pin Configuration of Timer RB

| Pin Name | Assigned Pin | I/O | Function |
|----------|--------------|--------|---|
| TRBO | P1_3 or P3_1 | Output | Pulse output (Programmable waveform generation mode, Programmable one-shot generation mode, Programmable wait one-shot generation mode) |

18.2 Registers

18.2.1 Timer RB Control Register (TRBCR)

Address 0108h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|-------|-------|--------|
| Symbol | _ | _ | _ | _ | _ | TSTOP | TCSTF | TSTART |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|--|-----|
| b0 | TSTART | Timer RB count start bit (1) | 0: Count stops | R/W |
| | | | 1: Count starts | |
| b1 | TCSTF | Timer RB count status flag (1) | 0: Count stops | R |
| | | | 1: During count (3) | |
| b2 | TSTOP | Timer RB count forcible stop bit (1, 2) | When this bit is set to 1, the count is forcibly | R/W |
| | | | stopped. When read, the content is 0. | |
| b3 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Notes:

- 1. Refer to 18.7 Notes on Timer RB for precautions regarding bits TSTART, TCSTF and TSTOP.
- 2. When the TSTOP bit is set to 1, registers TRBPRE, TRBSC, TRBPR, and bits TSTART and TCSTF, and the TOSSTF bit in the TRBOCR register are set to values after a reset.
- 3. Indicates that count operation is in progress in timer mode or programmable waveform mode. In programmable one-shot generation mode or programmable wait one-shot generation mode, indicates that a one-shot pulse trigger has been acknowledged.

18.2.2 Timer RB One-Shot Control Register (TRBOCR)

Address 0109h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|--------|-------|-------|
| Symbol | _ | _ | _ | _ | _ | TOSSTF | TOSSP | TOSST |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|---|-----|
| b0 | TOSST | Timer RB one-shot start bit | When this bit is set to 1, one-shot trigger | R/W |
| | | | generated. When read, its content is 0. | |
| b1 | TOSSP | Timer RB one-shot stop bit | When this bit is set to 1, counting of one-shot | R/W |
| | | | pulses (including programmable wait one-shot | |
| | | | pulses) stops. When read, the content is 0. | |
| b2 | TOSSTF | Timer RB one-shot status flag (1) | 0: One-shot stopped | R |
| | | | 1: One-shot operating (Including wait period) | |
| b3 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Note:

1. When 1 is set to the TSTOP bit in the TRBCR register, the TOSSTF bit is set to 0.

This register is enabled when bits TMOD1 to TMOD0 in the TRBMR register is set to 10b (programmable one-shot generation mode) or 11b (programmable wait one-shot generation mode).

18.2.3 Timer RB I/O Control Register (TRBIOC)



| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--|-----|
| b0 | TOPL | Timer RB output level select bit | Function varies according to the operating mode. | R/W |
| b1 | TOCNT | Timer RB output switch bit | | R/W |
| b2 | INOSTG | One-shot trigger control bit | | R/W |
| b3 | | One-shot trigger polarity select bit | | R/W |
| b4 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 0. | _ |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

18.2.4 Timer RB Mode Register (TRBMR)

Address 010Bh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|--------|----|------|------|------|----|-------|-------|
| Symbol | TCKCUT | _ | TCK1 | TCK0 | TWRC | _ | TMOD1 | TMOD0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|----------|----------------|--|---|------------|
| b0 b1 | TMOD0 TMOD1 | Timer RB operating mode select bit (1) | 0 0: Timer mode 1: Programmable waveform generation mode 1 0: Programmable one-shot generation mode 1 1: Programmable wait one-shot generation mode | R/W R/W |
| b2 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 0. | — |
| b3 | TWRC | Timer RB write control bit (2) | Write to reload register and counter Write to reload register only | R/W |
| b4 | TCK0 | Timer RB count source select bit (1) | b5 b4 0 0: f1 | R/W |
| b5 | TCK1 | | 0 1: f8 1 0: Timer RA underflow 1 1: f2 | R/W |
| b6 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 0. | 1 — |
| b7 | TCKCUT | Timer RB count source cutoff bit (1) | Provides count source Cuts off count source | R/W |

Notes:

- 1. Change bits TMOD1 and TMOD0; TCK1 and TCK0; and TCKCUT when both the TSTART and TCSTF bits in the TRBCR register set to 0 (count stops).
- 2. The TWRC bit can be set to either 0 or 1 in timer mode. In programmable waveform generation mode, programmable one-shot generation mode, or programmable wait one-shot generation mode, the TWRC bit must be set to 1 (write to reload register only).

18. Timer RB R8C/33A Group

Timer RB Prescaler Register (TRBPRE) 18.2.5

| Address | 010Ch | | | | | | | | |
|-------------|-------|----|----|----|----|----|----|----|---|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ | 1 |
| After Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | - |

| Bit | Mode | Function | Setting Range | R/W |
|----------|--|------------------------------------|---------------|-----|
| b7 to b0 | Timer mode | Counts an internal count source or | 00h to FFh | R/W |
| | Programmable waveform generation mode | timer RA underflows | 00h to FFh | R/W |
| | Programmable one-shot generation mode | | 00h to FFh | R/W |
| | Programmable wait one-shot generation mode | | 00h to FFh | R/W |

When the TSTOP bit in the TRBCR register is set to 1, the TRBPRE register is set to FFh.

18.2.6 Timer RB Secondary Register (TRBSC)

Address 010Dh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|-------------|----|----|----|----|----|----|----|----|---|
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ | 1 |
| After Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | _ |

| Bit | Mode | Function | Setting Range | R/W |
|----------|--|--|---------------|-------|
| b7 to b0 | Timer mode | Disabled | 00h to FFh | _ |
| | Programmable waveform generation mode | Counts timer RB prescaler underflows (1) | 00h to FFh | W (2) |
| | Programmable one-shot generation mode | Disabled | 00h to FFh | |
| | Programmable wait one-shot generation mode | Counts timer RB prescaler underflows (one-shot width is counted) | 00h to FFh | W (2) |

Notes:

- 1. The values of registers TRBPR and TRBSC are reloaded to the counter alternately and counted.
- 2. The count value can be read out by reading the TRBPR register even when the secondary period is being

When the TSTOP bit in the TRBCR register is set to 1, the TRBSC register is set to FFh.

To write to the TRBSC register, perform the following steps.

- (1) Write the value to the TRBSC register.
- (2) Write the value to the TRBPR register. (If the value does not change, write the same value second time.)

18. Timer RB R8C/33A Group

Timer RB Primary Register (TRBPR) 18.2.7

| Address | 010Eh | | | | | | | |
|-------------|-------|----|----|----|----|----|----|----|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ |
| After Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| Bit | Mode | Function | Setting Range | R/W |
|----------|--|---|---------------|-----|
| b7 to b0 | Timer mode | | 00h to FFh | R/W |
| | Programmable waveform generation mode | Counts timer RB prescaler underflows (1) | 00h to FFh | R/W |
| | Programmable one-shot generation mode | (one-shot width is counted) | 00h to FFh | R/W |
| | Programmable wait one-shot generation mode | Counts timer RB prescaler underflows (wait period width is counted) | 00h to FFh | R/W |

1. The values of registers TRBPR and TRBSC are reloaded to the counter alternately and counted.

When the TSTOP bit in the TRBCR register is set to 1, the TRBPR register is set to FFh.

Timer RB/RC Pin Select Register (TRBRCSR) 18.2.8

Address 0181h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|------------|------------|----|----|----|----------|
| Symbol | _ | _ | TRCCLKSEL1 | TRCCLKSEL0 | _ | _ | _ | TRBOSEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W | | |
|-----|------------|--|--|------|--|--|
| b0 | TRBOSEL0 | TRBO pin select bit | 0: P1_3 assigned | R/W | | |
| | | | 1: P3_1 assigned | | | |
| b1 | _ | Reserved bit | Set to 0. | R/W | | |
| b2 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 0. | _ | | |
| b3 | _ | | | | | |
| b4 | TRCCLKSEL0 | TRCCLK pin select bit | b5 b4 | R/W | | |
| b5 | TRCCLKSEL1 | | 0 0: TRCCLK pin not used 0 1: P1_4 assigned | R/W | | |
| | | | 1 0: P3_3 assigned | | | |
| | | | 1 1: Do not set. | | | |
| | | December 1 his | | D/M/ | | |
| b6 | | Reserved bit | Set to 0. | R/W | | |
| b7 | _ | Nothing is assigned. If necessary, set t | othing is assigned. If necessary, set to 0. When read, the content is 0. | | | |

The TRBRCSR register selects which pin is assigned to the timer RB and timer RC I/O. To use the I/O pin for timer RB and timer RC, set this register.

Set the TRBOSEL0 bit before setting the timer RB associated registers. Set bits TRCCLKSEL0 and TRCCLKSEL1 before setting the timer RC associated registers. Also, do not change the setting values of the TRBOSEL0 bit during timer RB operation. Do not change the setting values of bits TRCCLKSEL0 and TRCCLKSEL1 during timer RC operation.

Timer Mode 18.3

In timer mode, a count source which is internally generated or timer RA underflows are counted (refer to Table **18.2 Timer Mode Specifications**). Registers TRBOCR and TRBSC are not used in timer mode.

Table 18.2 Timer Mode Specifications

| Item | Specification |
|-------------------------------------|---|
| Count sources | f1, f2, f8, timer RA underflow |
| Count operations | Decrement When the timer underflows, it reloads the reload register contents before the count continues (when timer RB underflows, the contents of timer RB primary reload register is reloaded). |
| Divide ratio | 1/(n+1)(m+1) n: setting value in TRBPRE register, m: setting value in TRBPR register |
| Count start condition | 1 (count starts) is written to the TSTART bit in the TRBCR register. |
| Count stop conditions | 0 (count stops) is written to the TSTART bit in the TRBCR register. 1 (count forcibly stop) is written to the TSTOP bit in the TRBCR register. |
| Interrupt request generation timing | When timer RB underflows [timer RB interrupt]. |
| TRBO pin function | Programmable I/O port |
| INTO pin function | Programmable I/O port or INT0 interrupt input |
| Read from timer | The count value can be read out by reading registers TRBPR and TRBPRE. |
| Write to timer | When registers TRBPRE and TRBPR are written while the count is stopped, values are written to both the reload register and counter. When registers TRBPRE and TRBPR are written to while count operation is in progress: If the TWRC bit in the TRBMR register is set to 0, the value is written to both the reload register and the counter. If the TWRC bit is set to 1, the value is written to the reload register only. (Refer to 18.3.2 Timer Write Control during Count Operation.) |

Timer RB I/O Control Register (TRBIOC) in Timer Mode 18.3.1

Address 010Ah




| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|-----------------------------------|-----|
| b0 | TOPL | Timer RB output level select bit | Set to 0 in timer mode. | R/W |
| b1 | TOCNT | Timer RB output switch bit | | R/W |
| b2 | INOSTG | One-shot trigger control bit | | R/W |
| b3 | INOSEG | One-shot trigger polarity select bit | | R/W |
| b4 | _ | Nothing is assigned. If necessary, set | o 0. When read, the content is 0. | _ |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Timer Write Control during Count Operation 18.3.2

Timer RB has a prescaler and a timer (which counts the prescaler underflows). The prescaler and timer each consist of a reload register and a counter. In timer mode, the TWRC bit in the TRBMR register can be used to select whether writing to the prescaler or timer during count operation is performed to both the reload register and counter or only to the reload register.

However, values are transferred from the reload register to the counter of the prescaler in synchronization with the count source. In addition, values are transferred from the reload register to the counter of the timer in synchronization with prescaler underflows. Therefore, even if the TWRC bit is set for writing to both the reload register and counter, the counter value is not updated immediately after the WRITE instruction is executed. In addition, if the TWRC bit is set for writing to the reload register only, the synchronization of the writing will be shifted if the prescaler value changes. Figure 18.2 shows an Operating Example of Timer RB when Counter Value is Rewritten during Count Operation.



Operating Example of Timer RB when Counter Value is Rewritten during Count Figure 18.2 Operation

Programmable Waveform Generation Mode 18.4

In programmable waveform generation mode, the signal output from the TRBO pin is inverted each time the counter underflows, while the values in registers TRBPR and TRBSC are counted alternately (refer to Table 18.3 Programmable Waveform Generation Mode Specifications). Counting starts by counting the setting value in the TRBPR register. The TRBOCR register is unused in this mode.

Figure 18.3 shows an Operating Example of Timer RB in Programmable Waveform Generation Mode.

Table 18.3 Programmable Waveform Generation Mode Specifications

| Item | Specification |
|-------------------------------------|--|
| Count sources | f1, f2, f8, timer RA underflow |
| Count operations | Decrement When the timer underflows, it reloads the contents of the primary reload and secondary reload registers alternately before the count continues. |
| Width and period of output waveform | Primary period: (n+1)(m+1)/fi Secondary period: (n+1)(p+1)/fi Period: (n+1){(m+1)+(p+1)}/fi fi: Count source frequency n: Value set in TRBPRE register m: Value set in TRBPR register p: Value set in TRBSC register |
| Count start condition | 1 (count start) is written to the TSTART bit in the TRBCR register. |
| Count stop conditions | 0 (count stop) is written to the TSTART bit in the TRBCR register. 1 (count forcibly stop) is written to the TSTOP bit in the TRBCR register. |
| Interrupt request generation timing | In half a cycle of the count source, after timer RB underflows during the secondary period (at the same time as the TRBO output change) [timer RB interrupt] |
| TRBO pin function | Programmable output port or pulse output |
| INTO pin function | Programmable I/O port or INT0 interrupt input |
| Read from timer | The count value can be read out by reading registers TRBPR and TRBPRE (1). |
| Write to timer | When registers TRBPRE, TRBSC, and TRBPR are written while the count is stopped, values are written to both the reload register and counter. When registers TRBPRE, TRBSC, and TRBPR are written to during count operation, values are written to the reload registers only. (2) |
| Selectable functions | Output level select function The output level during primary and secondary periods is selected by the TOPL bit in the TRBIOC register. TRBO pin output switch function Timer RB pulse output or P3_1 (P1_3) latch output is selected by the TOCNT bit in the TRBIOC register. (3) |

Notes:

- 1. Even when counting the secondary period, the TRBPR register may be read.
- 2. The set values are reflected in the waveform output beginning with the following primary period after writing to the TRBPR register.
- 3. The value written to the TOCNT bit is enabled by the following.
 - When counting starts.
 - When a timer RB interrupt request is generated. The contents after the TOCNT bit is changed are reflected from the output of the following primary period.

Timer RB I/O Control Register (TRBIOC) in Programmable Waveform 18.4.1 **Generation Mode**

Address 010Ah

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|--------|--------|-------|------|
| Symbol | _ | _ | _ | _ | INOSEG | INOSTG | TOCNT | TOPL |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|----------|--|---|----------|
| b0 | TOPL | Timer RB output level select bit | 0: Outputs "H" for primary period | R/W |
| | | | Outputs "L" for secondary period | |
| | | | Outputs "L" when the timer is stopped | |
| | | | 1: Outputs "L" for primary period | |
| | | | Outputs "H" for secondary period | |
| | | | Outputs "H" when the timer is stopped | |
| b1 | TOCNT | Timer RB output switch bit | 0: Outputs timer RB waveform | R/W |
| | | | 1: Outputs value in P3_1 (P1_3) port register | |
| b2 | INOSTG | One-shot trigger control bit | Set to 0 in programmable waveform generation | R/W |
| b3 | INOSEG | One-shot trigger polarity select bit | mode. | R/W |
| b4 | <u> </u> | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | <u> </u> |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

18.4.2 Operating Example




Figure 18.3 Operating Example of Timer RB in Programmable Waveform Generation Mode

18.5 Programmable One-shot Generation Mode

In programmable one-shot generation mode, a one-shot pulse is output from the TRBO pin by a program or an external trigger input (input to the $\overline{\text{INT0}}$ pin) (refer to Table 18.4 Programmable One-Shot Generation Mode Specifications). When a trigger is generated, the timer starts operating from the point only once for a given period equal to the set value in the TRBPR register. The TRBSC register is not used in this mode.

Figure 18.4 shows an Operating Example of Programmable One-Shot Generation Mode.

Table 18.4 Programmable One-Shot Generation Mode Specifications


| Item | Specification |
|-------------------------------------|--|
| Count sources | f1, f2, f8, timer RA underflow |
| Count operations | Decrement the setting value in the TRBPR register When the timer underflows, it reloads the contents of the reload register before the count completes and the TOSSTF bit is set to 0 (one-shot stops). When the count stops, the timer reloads the contents of the reload register before it stops. |
| One-shot pulse | (n+1)(m+1)/fi |
| output time | fi: Count source frequency, n: Setting value in TRBPRE register, m: Setting value in TRBPR register |
| Count start conditions | The TSTART bit in the TRBCR register is set to 1 (count starts) and the next trigger is generated Set the TOSST bit in the TRBOCR register to 1 (one-shot starts) Input trigger to the INTO pin |
| Count stop conditions | When reloading completes after timer RB underflows during primary period When the TOSSP bit in the TRBOCR register is set to 1 (one-shot stops) When the TSTART bit in the TRBCR register is set to 0 (stops counting) When the TSTOP bit in the TRBCR register is set to 1 (forcibly stops counting) |
| Interrupt request generation timing | In half a cycle of the count source, after the timer underflows (at the same time as the TRBO output ends) [timer RB interrupt] |
| TRBO pin function | Pulse output |
| INTO pin functions | When the INOSTG bit in the TRBIOC register is set to 0 (INT0 one-shot trigger disabled): programmable I/O port or INT0 interrupt input When the INOSTG bit in the TRBIOC register is set to 1 (INT0 one-shot trigger enabled): external trigger (INT0 interrupt input) |
| Read from timer | The count value can be read out by reading registers TRBPR and TRBPRE. |
| Write to timer | When registers TRBPRE and TRBPR are written while the count is stopped, values are written to both the reload register and counter. When registers TRBPRE and TRBPR are written during the count, values are written to the reload register only (the data is transferred to the counter at the following reload) ⁽¹⁾. |
| Selectable functions | Output level select function The output level of the one-shot pulse waveform is selected by the TOPL bit in the TRBIOC register. One-shot trigger select function Refer to 18.5.3 One-Shot Trigger Selection. |

Note:

1. The set value is reflected at the following one-shot pulse after writing to the TRBPR register.

Timer RB I/O Control Register (TRBIOC) in Programmable One-Shot 18.5.1 **Generation Mode**

Address 010Ah



| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--|----------|
| b0 | TOPL | Timer RB output level select bit | 0: Outputs one-shot pulse "H" | R/W |
| | | | Outputs "L" when the timer is stopped | |
| | | | 1: Outputs one-shot pulse "L" | |
| | | | Outputs "H" when the timer is stopped | |
| b1 | TOCNT | Timer RB output switch bit | Set to 0 in programmable one-shot generation | R/W |
| | | | mode. | |
| b2 | INOSTG | One-shot trigger control bit (1) | 0: INTO pin one-shot trigger disabled | R/W |
| | | | 1: INTO pin one-shot trigger enabled | |
| b3 | INOSEG | One-shot trigger polarity select bit (1) | 0: Falling edge trigger | R/W |
| | | . , | 1: Rising edge trigger | |
| b4 | _ | Nothing is assigned. If necessary, set | o 0. When read, the content is 0. | — |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Note:

^{1.} Refer to 18.5.3 One-Shot Trigger Selection.

18.5.2 Operating Example




Figure 18.4 Operating Example of Programmable One-Shot Generation Mode

18.5.3 One-Shot Trigger Selection

In programmable one-shot generation mode and programmable wait one-shot generation mode, operation starts when a one-shot trigger is generated while the TCSTF bit in the TRBCR register is set to 1 (count starts).

A one-shot trigger can be generated by either of the following causes:

- 1 is written to the TOSST bit in the TRBOCR register by a program.
- Trigger input from the $\overline{\text{INT0}}$ pin.

When a one-shot trigger occurs, the TOSSTF bit in the TRBOCR register is set to 1 (one-shot operation in progress) after one or two cycles of the count source have elapsed. Then, in programmable one-shot generation mode, count operation begins and one-shot waveform output starts. (In programmable wait one-shot generation mode, count operation starts for the wait period.) If a one-shot trigger occurs while the TOSSTF bit is set to 1, no retriggering occurs.

To use trigger input from the $\overline{\text{INT0}}$ pin, input the trigger after making the following settings:

- Set the PD4_5 bit in the PD4 register to 0 (input port).
- Select the INTO digital filter with bits INTOF1 and INTOF0 in the INTF register.
- Select both edges or one edge with the INTOPL bit in INTEN register. If one edge is selected, further select falling or rising edge with the INOSEG bit in TRBIOC register.
- Set the INT0EN bit in the INTEN register to 0 (enabled).
- After completing the above, set the INOSTG bit in the TRBIOC register to 1 (INT pin one-shot trigger enabled).

Note the following points with regard to generating interrupt requests by trigger input from the $\overline{\text{INT0}}$ pin.

- Processing to handle the interrupts is required. Refer to 11. Interrupts, for details.
- If one edge is selected, use the POL bit in the INTOIC register to select falling or rising edge. (The INOSEG bit in the TRBIOC register does not affect INTO interrupts).
- If a one-shot trigger occurs while the TOSSTF bit is set to 1, timer RB operation is not affected, but the value of the IR bit in the INTOIC register changes.

18.6 Programmable Wait One-Shot Generation Mode

In programmable wait one-shot generation mode, a one-shot pulse is output from the TRBO pin by a program or an external trigger input (input to the INTO pin) (refer to Table 18.5 Programmable Wait One-Shot Generation Mode Specifications). When a trigger is generated from that point, the timer outputs a pulse only once for a given length of time equal to the setting value in the TRBSC register after waiting for a given length of time equal to the setting value in the TRBPR register.

Figure 18.5 shows an Operating Example of Programmable Wait One-Shot Generation Mode.

 Table 18.5
 Programmable Wait One-Shot Generation Mode Specifications

| Item | Specification |
|-------------------------------------|---|
| Count sources | f1, f2, f8, timer RA underflow |
| Count operations | Decrement the timer RB primary setting value. When a count of the timer RB primary underflows, the timer reloads the contents of timer RB secondary before the count continues. When a count of the timer RB secondary underflows, the timer reloads the contents of timer RB primary before the count completes and the TOSSTF bit is set to 0 (one-shot stops). When the count stops, the timer reloads the contents of the reload register before it stops. |
| Wait time | (n+1)(m+1)/fi fi: Count source frequency n: Value set in the TRBPRE register, m Value set in the TRBPR register |
| One-shot pulse output time | (n+1)(p+1)/fi fi: Count source frequency n: Value set in the TRBPRE register, p: Value set in the TRBSC register |
| Count start conditions | The TSTART bit in the TRBCR register is set to 1 (count starts) and the next trigger is generated. Set the TOSST bit in the TRBOCR register to 1 (one-shot starts). Input trigger to the INTO pin |
| Count stop conditions | When reloading completes after timer RB underflows during secondary period. When the TOSSP bit in the TRBOCR register is set to 1 (one-shot stops). When the TSTART bit in the TRBCR register is set to 0 (starts counting). When the TSTOP bit in the TRBCR register is set to 1 (forcibly stops counting). |
| Interrupt request generation timing | In half a cycle of the count source after timer RB underflows during secondary period (complete at the same time as waveform output from the TRBO pin) [timer RB interrupt]. |
| TRBO pin function | Pulse output |
| INTO pin functions | When the INOSTG bit in the TRBIOC register is set to 0 (INTO one-shot trigger disabled): programmable I/O port or INTO interrupt input When the INOSTG bit in the TRBIOC register is set to 1 (INTO one-shot trigger enabled): external trigger (INTO interrupt input) |
| Read from timer | The count value can be read out by reading registers TRBPR and TRBPRE. |
| Write to timer | When registers TRBPRE, TRBSC, and TRBPR are written while the count stops, values are written to both the reload register and counter. When registers TRBPRE, TRBSC, and TRBPR are written to during count operation, values are written to the reload registers only. (1) |
| Selectable functions | Output level select function The output level of the one-shot pulse waveform is selected by the TOPL bit in the TRBIOC register. One-shot trigger select function Refer to 18.5.3 One-Shot Trigger Selection. |

Note:

1. The set value is reflected at the following one-shot pulse after writing to registers TRBSC and TRBPR.

18.6.1 Timer RB I/O Control Register (TRBIOC) in Programmable Wait One-Shot Generation Mode

Address 010Ah



| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|---|-----|
| b0 | TOPL | Timer RB output level select bit | O: Outputs one-shot pulse "H" Outputs "L" when the timer stops or during wait 1: Outputs one-shot pulse "L" Outputs "H" when the timer stops or during wait | R/W |
| b1 | TOCNT | Timer RB output switch bit | Set to 0 in programmable wait one-shot generation mode. | R/W |
| b2 | INOSTG | One-shot trigger control bit (1) | 0: INTO pin one-shot trigger disabled 1: INTO pin one-shot trigger enabled | R/W |
| b3 | INOSEG | One-shot trigger polarity select bit (1) | Falling edge trigger Rising edge trigger | R/W |
| b4 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Note:

^{1.} Refer to 18.5.3 One-Shot Trigger Selection.

18.6.2 **Operating Example**




Figure 18.5 Operating Example of Programmable Wait One-Shot Generation Mode

18.7 **Notes on Timer RB**

- Timer RB stops counting after a reset. Set the values in the timer RB and timer RB prescalers before the count starts.
- Even if the prescaler and timer RB is read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In programmable one-shot generation mode and programmable wait one-shot generation mode, when setting the TSTART bit in the TRBCR register to 0, 0 (stops counting) or setting the TOSSP bit in the TRBOCR register to 1 (stops one-shot), the timer reloads the value of reload register and stops. Therefore, in programmable one-shot generation mode and programmable wait one-shot generation mode, read the timer count value before the timer stops.
- The TCSTF bit remains 0 (count stops) for 1 to 2 cycles of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

During this time, do not access registers associated with timer RB (1) other than the TCSTF bit. Timer RB starts counting at the first valid edge of the count source after the TCSTF bit is set to 1 (during count).

The TCSTF bit remains 1 for 1 to 2 cycles of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RB counting is stopped when the TCSTF bit is set to 0.

During this time, do not access registers associated with timer RB (1) other than the TCSTF bit.

Note:

- 1. Registers associated with timer RB: TRBCR, TRBOCR, TRBIOC, TRBMR, TRBPRE, TRBSC, and TRBPR.
- If the TSTOP bit in the TRBCR register is set to 1 during timer operation, timer RB stops immediately.
- If 1 is written to the TOSST or TOSSP bit in the TRBOCR register, the value of the TOSSTF bit changes after one or two cycles of the count source have elapsed. If the TOSSP bit is written to 1 during the period between when the TOSST bit is written to 1 and when the TOSSTF bit is set to 1, the TOSSTF bit may be set to either 0 or 1 depending on the content state. Likewise, if the TOSST bit is written to 1 during the period between when the TOSSP bit is written to 1 and when the TOSSTF bit is set to 0, the TOSSTF bit may be set to either 0 or 1.

18.7.1 **Timer Mode**

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

18.7.2 **Programmable Waveform Generation Mode**

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

18. Timer RB R8C/33A Group

18.7.3 **Programmable One-shot Generation Mode**

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.

18.7.4 **Programmable Wait One-shot Generation Mode**

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

19. Timer RC R8C/33A Group

19. Timer RC

Timer RC is a 16-bit timer with four I/O pins.

19.1 Overview

Timer RC uses either f1, fOCO40M or fOCO-F as its operation clock. Table 19.1 lists the Timer RC Operation Clock.

Table 19.1 Timer RC Operation Clock

| Condition | Timer RC Operation Clock |
|--|--------------------------|
| Count source is f1, f2, f4, f8, f32, or TRCCLK input (bits TCK2 to TCK0 in | f1 |
| TRCCR1 register are set to a value from 000b to 101b) | |
| Count source is fOCO40M (bits TCK2 to TCK0 in TRCCR1 register are set | fOCO40M |
| to 110b) | |
| Count source is fOCO-F (bits TCK2 to TCK0 in TRCCR1 register are set to | fOCO-F |
| 111b) | |

Table 19.2 lists the Pin Configuration of Timer RC, and Figure 19.1 shows a Timer RC Block Diagram. Timer RC has three modes.

• Timer mode

The counter value is captured to a register, using an external signal as the trigger. - Input capture function - Output compare function Matches between the counter and register values are detected. (Pin output state

changes when a match is detected.)

The following two modes use the output compare function.

• PWM mode Pulses of a given width are output continuously.

• PWM2 mode A one-shot waveform or PWM waveform is output following the trigger after the

wait time has elapsed.

Input capture function, output compare function, and PWM mode settings may be specified independently for each

In PWM2 mode waveforms are output based on a combination of the counter or the register.




Figure 19.1 Timer RC Block Diagram

Table 19.2 Pin Configuration of Timer RC

| Pin Name | Assigned Pin | I/O | Function |
|----------|---------------------------------|-------|---|
| TRCIOA | P0_0, P0_1, P0_2, or P1_1 | I/O | Function differs according to the mode. |
| TRCIOB | P0_3, P0_4, P0_5, P1_2, or P2_0 | | Refer to descriptions of individual modes for details |
| TRCIOC | P0_7, P1_3, P2_1, or P3_4 | | Tor details |
| TRCIOD | P0_6, P1_0, P2_2, or P3_5 | | |
| TRCCLK | P1_4 or P3_3 | Input | External clock input |
| TRCTRG | P0_0, P0_1, P0_2, or P1_1 | Input | PWM2 mode external trigger input |

19.2 Registers

Table 19.3 lists the Registers Associated with Timer RC.

Table 19.3 Registers Associated with Timer RC

| | | | Mod | е | | | | |
|----------------|---------|------------------------------|-------------------------------|-------|-------|--|--|--|
| | | Timer | | | | | | |
| Address | Symbol | Input Capture Function | Output Compare Function | PWM | PWM2 | Related Information | | |
| 0008h | MSTCR | Valid | Valid | Valid | Valid | 19.2.1 Module Standby Control Register (MSTCR) | | |
| 0120h | TRCMR | Valid | Valid | Valid | Valid | 19.2.2 Timer RC Mode Register (TRCMR) | | |
| 0121h | TRCCR1 | Valid | Valid | Valid | Valid | Timer RC control register 1 19.2.3 Timer RC Control Register 1 (TRCCR1) 19.5.1 Timer RC Control Register 1 (TRCCR1) for Output Compare Function 19.6.1 Timer RC Control Register 1 (TRCCR1) in PWM Mode 19.7.1 Timer RC Control Register 1 (TRCCR1) in PWM2 Mode | | |
| 0122h | TRCIER | Valid | Valid | Valid | Valid | 19.2.4 Timer RC Interrupt Enable Register (TRCIER) | | |
| 0123h | TRCSR | Valid | Valid | Valid | Valid | 19.2.5 Timer RC Status Register (TRCSR) | | |
| 0124h | TRCIOR0 | Valid | Valid | _ | - | Timer RC I/O control register 0, timer RC I/O control register 1 19.2.6 Timer RC I/O Control Register 0 (TRCIOR0) 19.2.7 Timer RC I/O Control Register 1 (TRCIOR1) 19.4.1 Timer RC I/O Control Register 0 (TRCIOR0) | | |
| 0125h | TRCIOR1 | | | | | for Input Capture Function 19.4.2 Timer RC I/O Control Register 1 (TRCIOR1) for Input Capture Function 19.5.2 Timer RC I/O Control Register 0 (TRCIOR0) for Output Compare Function 19.5.3 Timer RC I/O Control Register 1 (TRCIOR1) for Output Compare Function | | |
| 0126h 0127h | TRC | Valid | Valid | Valid | Valid | 19.2.8 Timer RC Counter (TRC) | | |
| 0128h 0129h | TRCGRA | Valid | Valid | Valid | Valid | 19.2.9 Timer RC General Registers A, B, C, and D (TRCGRA, TRCGRB, TRCGRC, TRCGRD) | | |
| 012Ah 012Bh | TRCGRB | | | | | | | |
| 012Ch 012Dh | TRCGRC | | | | | | | |
| 012Eh 012Fh | TRCGRD | | | | | | | |
| 0130h | TRCCR2 | _ | _ | _ | Valid | 19.2.10 Timer RC Control Register 2 (TRCCR2) | | |
| 0131h | TRCDF | Valid | _ | _ | Valid | 19.2.11 Timer RC Digital Filter Function Select Register (TRCDF) | | |
| 0132h | TRCOER | _ | Valid | Valid | Valid | 19.2.12 Timer RC Output Master Enable Register (TRCOER) | | |
| 0133h | TRCADCR | _ | Valid | Valid | Valid | 19.2.13 Timer RC Trigger Control Register (TRCADCR) | | |
| 0181h | TRBRCSR | Valid | Valid | Valid | Valid | 19.2.14 Timer RB/RC Pin Select Register (TRBRCSR) | | |
| 0182h | TRCPSR0 | Valid | Valid | Valid | Valid | 19.2.15 Timer RC Pin Select Register 0 (TRCPSR0) | | |
| 0183h | TRCPSR1 | Valid | Valid | Valid | Valid | 19.2.16 Timer RC Pin Select Register 1 (TRCPSR1) | | |

^{-:} Invalid

19. Timer RC R8C/33A Group

Module Standby Control Register (MSTCR) 19.2.1

| Address | 0008h | | | | | | | |
|-------------|-------|----|--------|--------|--------|----|----|----|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | _ | MSTTRC | MSTTRD | MSTIIC | | _ | 1 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|---|----------|
| b0 | _ | Nothing is assigned. If necessary, set to 0 | . When read, the content is 0. | _ |
| b1 | _ | | | |
| b2 | _ | | | |
| b3 | MSTIIC | SSU, I ² C bus standby bit | 0: Active | R/W |
| | | | 1: Standby ⁽¹⁾ | |
| b4 | MSTTRD | Peripheral function power consumption | Set to 1. | R/W |
| | | reduce bit | The power consumption of the peripheral | |
| | | | functions can be reduced. | |
| b5 | MSTTRC | Timer RC standby bit | 0: Active | R/W |
| | | | 1: Standby ⁽²⁾ | |
| b6 | _ | Nothing is assigned. If necessary, set to 0 | . When read, the content is 0. | <u> </u> |
| b7 | _ | | | |

- 1. When the MSTIIC bit is set to 1 (standby), any access to the SSU or the I²C bus associated registers (addresses 0193h to 019Dh) is disabled.
- 2. When the MSTTRC bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0120h to 0133h) is disabled.

19.2.2 **Timer RC Mode Register (TRCMR)**

Address 0120h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|--------|----|-----|-----|------|------|------|------|
| Symbol | TSTART | _ | BFD | BFC | PWM2 | PWMD | PWMC | PWMB |
| After Reset | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|---|-----|
| b0 | PWMB | PWM mode of TRCIOB select bit (1) | 0: Timer mode 1: PWM mode | R/W |
| b1 | PWMC | PWM mode of TRCIOC select bit (1) | 0: Timer mode 1: PWM mode | R/W |
| b2 | PWMD | PWM mode of TRCIOD select bit (1) | 0: Timer mode 1: PWM mode | R/W |
| b3 | PWM2 | PWM2 mode select bit | 0: PWM 2 mode 1: Timer mode or PWM mode | R/W |
| b4 | BFC | TRCGRC register function select bit (2) | General register Buffer register of TRCGRA register | R/W |
| b5 | BFD | TRCGRD register function select bit | General register Buffer register of TRCGRB register | R/W |
| b6 | _ | Nothing is assigned. If necessary, set to | 0. When read, the content is 1. | |
| b7 | TSTART | TRC count start bit | Count stops Count starts | R/W |

Notes:

- 1. These bits are enabled when the PWM2 bit is set to 1 (timer mode or PWM mode).
- 2. Set the BFC bit to 0 (general register) in PWM2 mode.

For notes on PWM2 mode, refer to 19.9.6 TRCMR Register in PWM2 Mode.

19.2.3 Timer RC Control Register 1 (TRCCR1)

| Address | 0121h | | | | | | | |
|-------------|-------|------|------|------|-----|-----|-----|-----|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | CCLR | TCK2 | TCK1 | TCK0 | TOD | TOC | TOB | TOA |
| After Reset | Λ | Ω | Ω | Ω | 0 | Ω | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|------------------------------------|---|-----|
| b0 | TOA | TRCIOA output level select bit (1) | Function varies according to the operating mode | R/W |
| b1 | TOB | TRCIOB output level select bit (1) | (function). | R/W |
| b2 | TOC | TRCIOC output level select bit (1) | | R/W |
| b3 | TOD | TRCIOD output level select bit (1) | | R/W |
| b4 | TCK0 | Count source select bit (1) | b6 b5 b4 0 0 0; f1 | R/W |
| b5 | TCK1 | | 0 0 0.11 | R/W |
| b6 | TCK2 | | 0 1 0: f4 | R/W |
| | | | 0 1 1: f8 | |
| | | | 1 0 0: f32 | |
| | | | 1 0 1: TRCCLK input rising edge | |
| | | | 1 1 0: fOCO40M | |
| | | | 1 1 1: fOCO-F ⁽²⁾ | |
| b7 | CCLR | TRC counter clear select bit | Disable clear (free-running operation) Clear TRC counter by input capture or by compare match in TRCGRA | R/W |

Note:

- 1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
- 2. To select fOCO-F, set it to the clock frequency higher than the CPU clock frequency.

19.2.4 Timer RC Interrupt Enable Register (TRCIER)

Address 0122h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|------|----|----|----|-------|-------|-------|-------|
| Symbol | OVIE | _ | _ | _ | IMIED | IMIEC | IMIEB | IMIEA |
| After Reset | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|---|-----|
| b0 | IMIEA | Input capture / compare match interrupt enable bit A | 0: Disable interrupt (IMIA) by the IMFA bit 1: Enable interrupt (IMIA) by the IMFA bit | R/W |
| b1 | IMIEB | Input capture / compare match interrupt enable bit B | Disable interrupt (IMIB) by the IMFB bit Enable interrupt (IMIB) by the IMFB bit | R/W |
| b2 | IMIEC | Input capture / compare match interrupt enable bit C | Disable interrupt (IMIC) by the IMFC bit Enable interrupt (IMIC) by the IMFC bit | R/W |
| b3 | IMIED | Input capture / compare match interrupt enable bit D | Disable interrupt (IMID) by the IMFD bit Enable interrupt (IMID) by the IMFD bit | R/W |
| b4 | _ | Nothing is assigned. If necessary, set to 0 | . When read, the content is 1. | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | OVIE | Overflow interrupt enable bit | Disable interrupt (OVI) by the OVF bit Enable interrupt (OVI) by the OVF bit | R/W |

Timer RC Status Register (TRCSR) 19.2.5

| Add | ress | 01 | 23h |
|-----|------|----|-----|
|-----|------|----|-----|

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-----|----|----|----|------|------|------|------|
| Symbol | OVF | _ | _ | _ | IMFD | IMFC | IMFB | IMFA |
| After Reset | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|---|-----|
| b0 | IMFA | Input capture / compare match flag A | [Source for setting this bit to 0] | R/W |
| b1 | IMFB | Input capture / compare match flag B | Write 0 after read ⁽¹⁾ . | R/W |
| b2 | IMFC | Input capture / compare match flag C | [Source for setting this bit to 1] | R/W |
| b3 | IMFD | Input capture / compare match flag D | Refer to Table 19.4 Source for Setting Bit of | R/W |
| | | | Each Flag to 1. | |
| b4 | _ | Nothing is assigned. If necessary, set to | 0. When read, the content is 1. | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | OVF | Overflow flag | [Source for setting this bit to 0] | R/W |
| | | | Write 0 after read ⁽¹⁾ . | |
| | | | [Source for setting this bit to 1] | |
| | | | Refer to Table 19.4 Source for Setting Bit of | |
| | | | Each Flag to 1. | |

Note:

- 1. The writing results are as follows:
 - •This bit is set to 0 when the read result is 1 and 0 is written to the same bit.
 - •This bit remains unchanged even if the read result is 0 and 0 is written to the same bit. (This bit remains 1 even if it is set to 1 from 0 after reading, and writing 0.)
 - •This bit remains unchanged if 1 is written to it.

Table 19.4 Source for Setting Bit of Each Flag to 1

| Bit Symbol | Timer | Mode | PWM Mode | PWM2 Mode | |
|------------|-----------------------------|--|--------------------|-----------------|--|
| Bit Symbol | Input capture Function | Output Compare Function | F WWW WHOCH | F VVIVIZ IVIOUE | |
| IMFA | TRCIOA pin input edge (1) | When the values of the registers TRC and TRCGRA match. | | | |
| IMFB | TRCIOB pin input edge (1) | When the values of the regis | ters TRC and TRCGR | B match. | |
| IMFC | TRCIOC pin input edge (1) | When the values of the regis | ters TRC and TRCGR | C match. (2) | |
| IMFD | TRCIOD pin input edge (1) | When the values of the regis | ters TRC and TRCGR | D match. (2) | |
| OVF | When the TRC register overf | lows. | | | |

Notes:

- 1. Edge selected by bits IOj1 to IOj0 (j = A, B, C, or D).
- 2. Includes the condition that bits BFC and BFD are set to 1 (buffer registers of registers TRCGRA and TRCGRB).

19.2.6 Timer RC I/O Control Register 0 (TRCIOR0)

| Address (| 0124h | | | | | | | |
|-------------|-------|------|------|------|------|------|------|------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | IOB2 | IOB1 | IOB0 | IOA3 | IOA2 | IOA1 | IOA0 |
| After Reset | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|--|-----|
| b0 | IOA0 | TRCGRA control bit | Function varies according to the operating mode | R/W |
| b1 | IOA1 | | (function). | R/W |
| b2 | IOA2 | TRCGRA mode select bit (1) | O: Output compare function I: Input capture function | R/W |
| b3 | IOA3 | TRCGRA input capture input switch bit (3) | 0: fOCO128 signal 1: TRCIOA pin input | R/W |
| b4 | IOB0 | TRCGRB control bit | Function varies according to the operating mode | R/W |
| b5 | IOB1 | | (function). | R/W |
| b6 | IOB2 | TRCGRB mode select bit (2) | O: Output compare function I: Input capture function | R/W |
| b7 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 1. | _ |

Notes:

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.
- 3. The IOA3 bit is enabled when the IOA2 bit is set to 1 (input capture function).

The TRCIOR0 register is enabled in timer mode. It is disabled in modes PWM and PWM2.

Timer RC I/O Control Register 1 (TRCIOR1) 19.2.7

Address 0125h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|------|------|------|------|------|------|------|------|
| Symbol | IOD3 | IOD2 | IOD1 | IOD0 | IOC3 | IOC2 | IOC1 | IOC0 |
| After Reset | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|-------------------------------------|--|-----|
| b0 | IOC0 | TRCGRC control bit | Function varies according to the operating mode | R/W |
| b1 | IOC1 | | (function). | R/W |
| b2 | IOC2 | TRCGRC mode select bit (1) | O: Output compare function I: Input capture function | R/W |
| b3 | IOC3 | TRCGRC register function select bit | TRCIOA output register General register or buffer register | R/W |
| b4 | IOD0 | TRCGRD control bit | Function varies according to the operating mode | R/W |
| b5 | IOD1 | | (function). | R/W |
| b6 | IOD2 | TRCGRD mode select bit (2) | O: Output compare function I: Input capture function | R/W |
| b7 | IOD3 | TRCGRD register function select bit | TRCIOB output register General register or buffer register | R/W |

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

The TRCIOR1 register is enabled in timer mode. It is disabled in modes PWM and PWM2.

Timer RC Counter (TRC) 19.2.8


| Address (|)127h to (| 0126h | | | | | | | |
|-------------|------------|-------|-----|-----|-----|-----|----|----|---|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ | 1 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
| | | | | | | | | | |
| Bit | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | |
| Symbol | _ | | _ | _ | _ | | _ | _ | 1 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |

| 1 | Bit | Function | Setting Range | R/W |
|---|-----------|---|----------------|-----|
| 1 | b15 to b0 | Count a count source. Count operation is incremented. | 0000h to FFFFh | R/W |
| | | When an overflow occurs, the OVF bit in the TRCSR register is set to 1. | | |

Access the TRC register in 16-bit units. Do not access it in 8-bit units.

Timer RC General Registers A, B, C, and D (TRCGRA, TRCGRB, TRCGRC, 19.2.9 TRCGRD)

Address 0129h to 0128h (TRCGRA), 012Bh to 012Ah (TRCGRB), 012Dh to 012Ch (TRCGRC), 012Fh to 012Eh (TRCGRD)



| Bit | Function | R/W |
|-----------|--|-----|
| b15 to b0 | Function varies according to the operating mode. | R/W |

Access registers TRCGRA to TRCGRD in 16-bit units. Do not access them in 8-bit units.

19.2.10 Timer RC Control Register 2 (TRCCR2)

Address 0130h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-------|-------|------|----|----|------|------|------|
| Symbol | TCEG1 | TCEG0 | CSTP | _ | _ | POLD | POLC | POLB |
| After Reset | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---------------------------------------|--|-----|
| b0 | POLB | PWM mode output level control | 0: TRCIOB output level selected as "L" active | R/W |
| | | bit B ⁽¹⁾ | 1: TRCIOB output level selected as "H" active | |
| b1 | POLC | PWM mode output level control | 0: TRCIOC output level selected as "L" active | R/W |
| | | bit C ⁽¹⁾ | 1: TRCIOC output level selected as "H" active | |
| b2 | POLD | PWM mode output level control | 0: TRCIOD output level selected as "L" active | R/W |
| | | bit D ⁽¹⁾ | 1: TRCIOD output level selected as "H" active | |
| b3 | _ | Nothing is assigned. If necessary, se | et to 0. When read, the content is 1. | _ |
| b4 | _ | | | |
| b5 | CSTP | TRC count operation select bit (2) | 0: Count continues at compare match with the | R/W |
| | | | TRCGRA register | |
| | | | 1: Count stops at compare match with the TRCGRA register | |
| b6 | TCEG0 | TRCTRG input edge select bit (3) | b7 b6 | R/W |
| | | TROTEG Input edge select bit (9) | 0 0: Disable the trigger input from the TRCTRG pin | - |
| b7 | TCEG1 | | 0 1: Rising edge selected | R/W |
| | | | 1 0: Falling edge selected | |
| | | | 1 1: Both edges selected | |

- 1. Enabled when in PWM mode.
- 2. For notes on PWM2 mode, refer to 19.9.6 TRCMR Register in PWM2 Mode.
- 3. In timer mode and PWM mode these bits are disabled.

19.2.11 Timer RC Digital Filter Function Select Register (TRCDF)

Address 0131h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-------|-------|----|-------|-----|-----|-----|-----|
| Symbol | DFCK1 | DFCK0 | _ | DFTRG | DFD | DFC | DFB | DFA |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|---|-----|
| b0 | DFA | TRCIOA pin digital filter function select bit (1) | 0: Function is not used | R/W |
| b1 | DFB | TRCIOB pin digital filter function select bit (1) | 1: Function is used | R/W |
| b2 | DFC | TRCIOC pin digital filter function select bit (1) | | R/W |
| b3 | DFD | TRCIOD pin digital filter function select bit (1) | | R/W |
| b4 | DFTRG | TRCTRG pin digital filter function select bit (2) | | R/W |
| b5 | _ | Nothing is assigned. If necessary, set to 0. Wh | nen read, the content is 0. | _ |
| b6 | DFCK0 | Clock select bits for digital filter function (1, 2) | b7 b6 0 0: f32 | R/W |
| b7 | DFCK1 | | 0 1: f8 | R/W |
| | | | 1 0: f1 | |
| | | | 1 1: Count source (clock selected by bits | |
| | | | TCK2 to TCK0 in the TRCCR1 | |
| | | | register) | |

Notes:

- 1. These bits are enabled for the input capture function.
- 2. These bits are enabled when in PWM2 mode and bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger input enabled).

19.2.12 Timer RC Output Master Enable Register (TRCOER)

| Address | Address 0132h | | | | | | | | | |
|-------------|---------------|----|----|----|----|----|----|----|--|--|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | | |
| Symbol | PTO | _ | | | ED | EC | EB | EA | | |
| After Reset | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|--|-----|
| b0 | EA | TRCIOA output disable bit (1) | Disable output The TRCIOA pin is used as a programmable I/O port.) | R/W |
| b1 | EB | TRCIOB output disable bit (1) | Disable output The TRCIOB pin is used as a programmable I/O port.) | R/W |
| b2 | EC | TRCIOC output disable bit (1) | Disable output The TRCIOC pin is used as a programmable I/O port.) | R/W |
| b3 | ED | TRCIOD output disable bit (1) | Disable output The TRCIOD pin is used as a programmable I/O port.) | R/W |
| b4 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 1. | _ |
| b5 | | | | |
| b6 | _ | | | |
| b7 | PTO | INTO of pulse output forced cutoff signal input enabled bit | O: Pulse output forced cutoff input disabled 1: Pulse output forced cutoff input enabled (Bits EA, EB, EC, and ED are set to 1 (disable output) when "L" is applied to the INTO pin) | R/W |

Note:

19.2.13 Timer RC Trigger Control Register (TRCADCR)

Address 0133h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|---------|---------|---------|---------|
| Symbol | _ | _ | _ | _ | ADTRGDE | ADTRGCE | ADTRGBE | ADTRGAE |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|----------|--|---|-----|
| b0 | ADTRGAE | A/D trigger A enable bit | A/D trigger disabled A/D trigger generated at compare match with registers TRC and TRCGRA | R/W |
| b1 | ADTRGBE | A/D trigger B enable bit | A/D trigger disabled A/D trigger generated at compare match with registers TRC and TRCGRB | R/W |
| b2 | ADTRGCE | A/D trigger C enable bit | A/D trigger disabled A/D trigger generated at compare match with registers TRC and TRCGRC | R/W |
| b3 | ADTRGDE | A/D trigger D enable bit | A/D trigger disabled A/D trigger generated at compare match with registers TRC and TRCGRD | R/W |
| b4 | <u> </u> | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | <u> </u> | | | |

^{1.} These bits are disabled for input pins set to the input capture function.

19.2.14 Timer RB/RC Pin Select Register (TRBRCSR)

| Address 0181h | | | | | | | | |
|---------------|----|----|------------|------------|----|----|----|----------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | _ | TRCCLKSEL1 | TRCCLKSEL0 | _ | | | TRBOSEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|------------|--|-------------------------------------|-----|
| b0 | TRBOSEL0 | TRBO pin select bit | 0: P1_3 assigned | R/W |
| | | | 1: P3_1 assigned | |
| b1 | _ | Reserved bit | Set to 0. | R/W |
| b2 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 0. | _ |
| b3 | _ | | | |
| b4 | | TRCCLK pin select bit | b5 b4 0 0: TRCCLK pin not used | R/W |
| b5 | TRCCLKSEL1 | | 0 1: P1_4 assigned | R/W |
| | | | 1 0: P3_3 assigned | |
| | | | 1 1: Do not set. | |
| b6 | _ | Reserved bit | Set to 0. | R/W |
| b7 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 0. | _ |

The TRBRCSR register selects which pin is assigned to the timer RB and timer RC I/O. To use the I/O pin for timer RB and timer RC, set this register.

Set the TRBOSEL0 bit before setting the timer RB associated registers. Set bits TRCCLKSEL0 and TRCCLKSEL1 before setting the timer RC associated registers. Also, do not change the setting values of the TRBOSEL0 bit during timer RB operation. Do not change the setting values of bits TRCCLKSEL0 and TRCCLKSEL1 during timer RC operation.

19.2.15 Timer RC Pin Select Register 0 (TRCPSR0)

| Address 0182h | | | | | | | | |
|---------------|----|------------|------------|------------|----|------------|------------|------------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | TRCIOBSEL2 | TRCIOBSEL1 | TRCIOBSEL0 | _ | TRCIOASEL2 | TRCIOASEL1 | TRCIOASEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|----------|-----------------------|--|--|------------|
| b0 | TRCIOASEL0 TRCIOASEL1 | TRCIOA/TRCTRG pin select bit | 0 0 0: TRCIOA/TRCTRG pin not used | R/W R/W |
| b1 b2 | TRCIOASEL1 | | 0 0 1: P1_1 assigned | R/W |
| | | | 0 1 0: P0_0 assigned 0 1 1: P0_1 assigned 1 0 0: P0_2 assigned | |
| | | | Other than above: Do not set. | |
| b3 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |
| b4 | TRCIOBSEL0 | TRCIOB pin select bit | 6 6 5 64 | R/W |
| b5 | TRCIOBSEL1 | | 0 0 0: TRCIOB pin not used 0 0 1: P1_2 assigned | R/W |
| b6 | TRCIOBSEL2 | | 0 1 0: P0_3 assigned | R/W |
| | | | 0 1 1: P0_4 assigned | |
| | | | 1 0 0: P0_5 assigned | |
| | | | 1 0 1: P2_0 assigned | |
| | | | Other than above: Do not set. | |
| b7 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |

The TRCPSR0 register selects which pin is assigned to the timer RC I/O. To use the I/O pin for timer RC, set this register.

Set the TRCPSR0 register before setting the timer RC associated registers. Also, do not change the setting value in this register during timer RC operation.

19.2.16 Timer RC Pin Select Register 1 (TRCPSR1)

| Address 0183n | | | | | | | | |
|---------------|----|------------|------------|------------|----|------------|------------|------------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | TRCIODSEL2 | TRCIODSEL1 | TRCIODSEL0 | _ | TRCIOCSEL2 | TRCIOCSEL1 | TRCIOCSEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|------------|--|---|-----|
| b0 | TRCIOCSEL0 | TRCIOC pin select bit | b2 b1 b0 | R/W |
| b1 | TRCIOCSEL1 | | 0 0 0: TRCIOC pin not used 0 0 1: P1_3 assigned | R/W |
| b2 | TRCIOCSEL2 | | 0 1 0: P1_3 assigned 0 1 0: P3_4 assigned 0 1 1: P0_7 assigned 1 0 0: P2_1 assigned Other than above: Do not set. | R/W |
| b3 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |
| b4 | TRCIODSEL0 | TRCIOD pin select bit | b6 b5 b4 | R/W |
| b5 | TRCIODSEL1 | | 0 0 0: TRCIOD pin not used 0 0 1: P1_0 assigned | R/W |
| b6 | TRCIODSEL2 | | 0 1 0: P3_5 assigned 0 1 1: P0_6 assigned 1 0 0: P2_2 assigned Other than above: Do not set. | R/W |
| b7 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |

The TRCPSR1 register selects which pin is assigned to the timer RC I/O. To use the I/O pin for timer RC, set this register.

Set the TRCPSR1 register before setting the timer RC associated registers. Also, do not change the setting value in this register during timer RC operation.

19.3 Common Items for Multiple Modes

19.3.1 Count Source

The method of selecting the count source is common to all modes.

Table 19.5 lists the Count Source Selection, and Figure 19.2 shows a Count Source Block Diagram.

Table 19.5 Count Source Selection

| Count Source | Selection Method |
|-----------------------|---|
| f1, f2, f4, f8, f32 | Count source selected using bits TCK2 to TCK0 in TRCCR1 register |
| fOCO40M | FRA00 bit in FRA0 register set to 1 (high-speed on-chip oscillator on) |
| fOCO-F | Bits TCK2 to TCK0 in TRCCR1 register are set to 110b (fOCO40M) |
| | Bits TCK2 to TCK0 in TRCCR1 register are set to 111b (fOCO-F) |
| External signal input | Bits TCK2 to TCK0 in TRCCR1 register are set to 101b (count source is rising edge |
| to TRCCLK pin | of external clock) and the corresponding direction bit in the corresponding direction |
| | register is set is set to 0 (input mode) |




Figure 19.2 Count Source Block Diagram

The pulse width of the external clock input to the TRCCLK pin should be three cycles or more of the timer RC operation clock (see **Table 19.1 Timer RC Operation Clock**).

To select fOCO40M or fOCO-F as the count source, set the FRA00 bit in the FRA0 register set to 1 (high-speed on-chip oscillator on), and then set bits TCK2 to TCK0 in the TRCCR1 register to 110b (fOCO40M) or 111b (fOCO-F).

19.3.2 Buffer Operation

Bits BFC and BFD in the TRCMR register are used to select the TRCGRC or TRCGRD register as the buffer register for the TRCGRA or TRCGRB register.

- Buffer register for TRCGRA register: TRCGRC register
- Buffer register for TRCGRB register: TRCGRD register

Buffer operation differs depending on the mode.

Table 19.6 lists the Buffer Operation in Each Mode, Figure 19.3 shows the Buffer Operation for Input Capture Function, and Figure 19.4 shows the Buffer Operation for Output Compare Function.

Table 19.6 Buffer Operation in Each Mode

| Function, Mode | Transfer Timing | Transfer Destination Register |
|-------------------------|---|---|
| Input capture function | Input capture signal input | Contents of TRCGRA (TRCGRB) register are transferred to buffer register |
| Output compare function | · · | Contents of buffer register are |
| PWM mode | register and TRCGRA (TRCGRB) register | transferred to TRCGRA (TRCGRB) register |
| PWM2 mode | Compare match between TRC register and TRCGRA register TRCTRG pin trigger input | Contents of buffer register (TRCGRD) are transferred to TRCGRB register |




Figure 19.3 Buffer Operation for Input Capture Function




Figure 19.4 Buffer Operation for Output Compare Function

Make the following settings in timer mode.

- To use the TRCGRC register as the buffer register for the TRCGRA register: Set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- To use the TRCGRD register as the buffer register for the TRCGRB register: Set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

The output compare function, PWM mode, or PWM2 mode, and the TRCGRC or TRCGRD register is functioning as a buffer register, the IMFC bit or IMFD bit in the TRCSR register is set to 1 when a compare match with the TRC register occurs.

The input capture function and the TRCGRC register or TRCGRD register is functioning as a buffer register, the IMFC bit or IMFD bit in the TRCSR register is set to 1 at the input edge of a signal input to the TRCIOC pin or TRCIOD pin.

19.3.3 Digital Filter

The input to TRCTRG or TRCIOj (j = A, B, C, or D) is sampled, and the level is considered to be determined when three matches occur. The digital filter function and sampling clock are selected using the TRCDF register. Figure 19.5 shows a Digital Filter Block Diagram.




Figure 19.5 Digital Filter Block Diagram

19.3.4 **Forced Cutoff of Pulse Output**

When using the timer mode's output compare function, the PWM mode, or the PWM2 mode, pulse output from the TRCIO_j (j = A, B, C, or D) output pin can be forcibly cut off and the TRCIO_j pin set to function as a programmable I/O port by means of input to the INTO pin.

A pin used for output by the timer mode's output compare function, the PWM mode, or the PWM2 mode can be set to function as the timer RC output pin by setting the Ej bit in the TRCOER register to 0 (timer RC output enabled). If "L" is input to the $\overline{\text{INT0}}$ pin while the PTO bit in the TRCOER register is set to 1 (pulse output forced cutoff signal input $\overline{\text{INT0}}$ enabled), bits EA, EB, EC, and ED in the TRCOER register are all set to 1 (timer RC output disabled, TRCIOj output pin functions as the programmable I/O port). When one or two cycles of the timer RC operation clock after "L" input to the INTO pin (refer to Table 19.1 Timer RC Operation Clock) has elapsed, the TRCIOj output pin becomes a programmable I/O port.

Make the following settings to use this function.

- Set the pin state following forced cutoff of pulse output (high impedance (input), "L" output, or "H" output). (Refer to 7. I/O Ports.)
- Set the INT0EN bit to 1 ($\overline{\text{INT0}}$ input enabled) and the INT0PL bit to 0 (one edge) in the INTEN register.
- Set the PD4_5 bit in the PD4 register to 0 (input mode).
- Select the INTO digital filter by means of bits INTOF1 to INTOF0 in the INTF register.
- Set the PTO bit in the TRCOER register to 1 (pulse output forced cutoff signal input INTO enabled).

The IR bit in the INT0IC register is set to 1 (interrupt request) in accordance with the setting of the POL bit and a change in the $\overline{\text{INT0}}$ pin input (refer to 11.8 Notes on Interrupts). For details on interrupts, refer to 11. Interrupts.




Figure 19.6 **Forced Cutoff of Pulse Output**

19.4 Timer Mode (Input Capture Function)

This function measures the width or period of an external signal. An external signal input to the TRCIOj (j = A, B, C, or D) pin acts as a trigger for transferring the contents of the TRC register (counter) to the TRCGRj register (input capture). The input capture function, or any other mode or function, can be selected for each individual pin. The TRCGRA register can also select fOCO128 signal as input-capture trigger input.

Table 19.7 lists the Specifications of Input Capture Function, Figure 19.7 shows a Block Diagram of Input Capture Function, Table 19.8 lists the Functions of TRCGRj Register when Using Input Capture Function, and Figure 19.8 shows an Operating Example of Input Capture Function.

Table 19.7 Specifications of Input Capture Function

| Item | Specification |
|--|--|
| Count source | f1, f2, f4, f8, f32, fOCO40M, fOCO-F, or external signal (rising edge) input to TRCCLK pin |
| Count operation | Increment |
| Count period | 1/fk × 65,536 fk: Count source frequency |
| Count start condition | 1 (count starts) is written to the TSTART bit in the TRCMR register. |
| Count stop condition | 0 (count stops) is written to the TSTART bit in the TRCMR register. The TRC register retains a value before count stops. |
| Interrupt request generation timing | Input capture (valid edge of TRCIOj input or fOCO128 signal edge)The TRC register overflows. |
| TRCIOA, TRCIOB, TRCIOC, and TRCIOD pin functions | Programmable I/O port or input capture input (selectable individually for each pin) |
| INTO pin function | Programmable I/O port or INTO interrupt input |
| Read from timer | The count value can be read by reading TRC register. |
| Write to timer | The TRC register can be written to. |
| Select functions | Input capture input pin selection One or more of pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD Input capture input valid edge selection Rising edge, falling edge, or both rising and falling edges Buffer operation (Refer to 19.3.2 Buffer Operation.) Digital filter (Refer to 19.3.3 Digital Filter.) Timing for setting the TRC register to 0000h Overflow or input capture Input-capture trigger selected fOCO128 can be selected for input-capture trigger input of the TRCGRA register. |

i = A, B, C, or D

19. Timer RC R8C/33A Group





Figure 19.7 **Block Diagram of Input Capture Function**

Timer RC I/O Control Register 0 (TRCIOR0) for Input Capture Function 19.4.1




| Bit | Symbol | Bit Name | Function | R/W |
|----------|--------------|---|---|------------|
| b0 b1 | IOA0 IOA1 | TRCGRA control bit | 0 0: Input capture to the TRCGRA register at the rising edge 1: Input capture to the TRCGRA register at the falling edge 1 0: Input capture to the TRCGRA register at both edges 1 1: Do not set. | R/W R/W |
| b2 | IOA2 | TRCGRA mode select bit (1) | Set to 1 (input capture) in the input capture function. | R/W |
| b3 | IOA3 | TRCGRA input capture input switch bit (3) | 0: fOCO128 signal 1: TRCIOA pin input | R/W |
| b4 b5 | IOB0 IOB1 | TRCGRB control bit | b5 b4 0 0: Input capture to the TRCGRB register at the rising edge 0 1: Input capture to the TRCGRB register at the falling edge 1 0: Input capture to the TRCGRB register at both edges 1 1: Do not set. | R/W R/W |
| b6 | IOB2 | TRCGRB mode select bit (2) | Set to 1 (input capture) in the input capture function. | R/W |
| b7 | _ | Nothing is assigned. If necessary, se | t to 0. When read, the content is 1. | _ |

Notes:

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.
- 3. The IOA3 bit is enabled when the IOA2 bit is set to 1 (input capture function).

19.4.2 Timer RC I/O Control Register 1 (TRCIOR1) for Input Capture Function



| Bit | Symbol | Bit Name | Function | R/W |
|----------|--------------|-------------------------------------|--|------------|
| b0 b1 | IOC0 IOC1 | TRCGRC control bit | b1 b0 0 0: Input capture to the TRCGRC register at the rising edge 0 1: Input capture to the TRCGRC register at the falling edge 1 0: Input capture to the TRCGRC register at both edges 1 1: Do not set. | R/W R/W |
| b2 | IOC2 | TRCGRC mode select bit (1) | Set to 1 (input capture) in the input capture function. | R/W |
| b3 | IOC3 | TRCGRC register function select bit | Set to 1. | R/W |
| b4 | IOD0 | TRCGRD control bit | b5 b4 | R/W |
| b5 | IOD1 | | 0 0: Input capture to the TRCGRD register at the rising edge 0 1: Input capture to the TRCGRD register at the falling edge 1 0: Input capture to the TRCGRD register at both edges 1 1: Do not set. | R/W |
| b6 | IOD2 | TRCGRD mode select bit (2) | Set to 1 (input capture) in the input capture function. | R/W |
| b7 | IOD3 | TRCGRD register function select bit | Set to 1. | R/W |

Notes:

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

Table 19.8 Functions of TRCGRj Register when Using Input Capture Function

| Register | Setting | Register Function | Input Capture Input Pin |
|----------|---------|--|----------------------------|
| TRCGRA | _ | General register. Can be used to read the TRC register value | TRCIOA |
| TRCGRB | | at input capture. | TRCIOB |
| TRCGRC | BFC = 0 | General register. Can be used to read the TRC register value | TRCIOC |
| TRCGRD | BFD = 0 | at input capture. | TRCIOD |
| TRCGRC | BFC = 1 | Buffer registers. Can be used to hold transferred value from | TRCIOA |
| TRCGRD | BFD = 1 | the general register. (Refer to 19.3.2 Buffer Operation.) | TRCIOB |

j = A, B, C, or D

BFC, BFD: Bits in TRCMR register

19.4.3 Operating Example




Figure 19.8 Operating Example of Input Capture Function

19. Timer RC R8C/33A Group

19.5 **Timer Mode (Output Compare Function)**

This function detects when the contents of the TRC register (counter) and the TRCGRj register (j = A, B, C, or D) match (compare match). When a match occurs a signal is output from the TRCIOj pin at a given level. The output compare function, or other mode or function, can be selected for each individual pin.

Table 19.9 lists the Specifications of Output Compare Function, Figure 19.9 shows a Block Diagram of Output Compare Function, Table 19.10 lists the Functions of TRCGRj Register when Using Output Compare Function, and Figure 19.10 shows an Operating Example of Output Compare Function.

Table 19.9 Specifications of Output Compare Function

| Item | Specification |
|--|---|
| Count source | f1, f2, f4, f8, f32, fOCO40M, fOCO-F, or external signal (rising edge) input to TRCCLK pin |
| Count operation | Increment |
| Count period | The CCLR bit in the TRCCR1 register is set to 0 (free running operation): 1/fk × 65,536 fk: Count source frequency The CCLR bit in the TRCCR1 register is set to 1 (TRC register set to 0000h at TRCGRA compare match): 1/fk × (n + 1) n: TRCGRA register setting value |
| Waveform output timing | Compare match |
| Count start condition | 1 (count starts) is written to the TSTART bit in the TRCMR register. |
| Count stop condition | When the CSEL bit in the TRCCR2 register is set to 0 (count continues after compare match with TRCGRA). 0 (count stops) is written to the TSTART bit in the TRCMR register. The output compare output pin retains output level before count stops, the TRC register retains a value before count stops. When the CSEL bit in the TRCCR2 register is set to 1 (count stops at compare match with TRCGRA register). The count stops at the compare match with the TRCGRA register. The output-compare output pin retains the level after the output is changed by the compare match. |
| Interrupt request generation timing | Compare match (contents of registers TRC and TRCGRj match)The TRC register overflows. |
| TRCIOA, TRCIOB, TRCIOC, and TRCIOD pin functions | Programmable I/O port or output compare output (Selectable individually for each pin) |
| INTO pin function | Programmable I/O port, pulse output forced cutoff signal input, or INTO interrupt input |
| Read from timer | The count value can be read by reading the TRC register. |
| Write to timer | The TRC register can be written to. |
| Select functions | Output compare output pin selection One or more of pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD Compare match output level selection "L" output, "H" output, or toggle output Initial output level selection Sets output level for period from count start to compare match Timing for setting the TRC register to 0000h Overflow or compare match with the TRCGRA register Buffer operation (Refer to 19.3.2 Buffer Operation.) Pulse output forced cutoff signal input (Refer to 19.3.4 Forced Cutoff of Pulse Output.) Can be used as an internal timer by disabling timer RC output Changing output pins for registers TRCGRC and TRCGRD TRCGRC can be used for output control of the TRCIOA pin and TRCGRD can be used for output control of the TRCIOB pin. A/D trigger generation |




Figure 19.9 Block Diagram of Output Compare Function

Timer RC Control Register 1 (TRCCR1) for Output Compare Function 19.5.1

Address 0121h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol CCLR TCK2 TCK1 TCK0 TOD TOC TOB TOA After Reset 0 0 0 0 0 0 0

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---------------------------------------|--|-----|
| b0 | TOA | TRCIOA output level select bit (1, 2) | 0: Initial output "L" | R/W |
| b1 | TOB | TRCIOB output level select bit (1, 2) | 1: Initial output "H" | R/W |
| b2 | TOC | TRCIOC output level select bit (1, 2) | | R/W |
| b3 | TOD | TRCIOD output level select bit (1, 2) | | R/W |
| b4 | TCK0 | Count source select bit (1) | b6 b5 b4 0 0 0: f1 | R/W |
| b5 | TCK1 | | 0 0 1: f2 | R/W |
| b6 | TCK2 | | 0 1 0: f4 0 1 1: f8 1 0 0: f32 1 0 1: TRCCLK input rising edge 1 1 0: fOCO40M 1 1 1: fOCO-F (3) | R/W |
| b7 | CCLR | TRC counter clear select bit | Disable clear (free-running operation) Clear by compare match in the TRCGRA register | R/W |

Notes:

- 1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
- 2. If the pin function is set for waveform output (refer to 7.5 Port Settings), the initial output level is output when the TRCCR1 register is set.
- 3. To select fOCO-F, set it to the clock frequency higher than the CPU clock frequency.


Table 19.10 Functions of TRCGRj Register when Using Output Compare Function

| Register | Setting | Register Function | Output Compare Output Pin |
|----------|---------|---|---------------------------|
| TRCGRA | _ | General register. Write a compare value to one of these | TRCIOA |
| TRCGRB | | registers. | TRCIOB |
| TRCGRC | BFC = 0 | General register. Write a compare value to one of these | TRCIOC |
| TRCGRD | BFD = 0 | registers. | TRCIOD |
| TRCGRC | BFC = 1 | Buffer register. Write the next compare value to one of | TRCIOA |
| TRCGRD | BFD = 1 | these registers. (Refer to 19.3.2 Buffer Operation.) | TRCIOB |

j = A, B, C, or D

BFC, BFD: Bits in TRCMR register

Timer RC I/O Control Register 0 (TRCIOR0) for Output Compare Function 19.5.2



| Bit | Symbol | Bit Name | Function | R/W |
|----------|--------------|---------------------------------------|--|------------|
| b0 b1 | IOA0 IOA1 | TRCGRA control bit | 0 0: Disable pin output by compare match (TRCIOA pin functions as the programmable I/O port) 0 1: "L" output by compare match in the TRCGRA register 1 0: "H" output by compare match in the TRCGRA register 1 1: Toggle output by compare match in the TRCGRA register | R/W R/W |
| b2 | IOA2 | TRCGRA mode select bit (1) | Set to 0 (output compare) in the output compare function. | R/W |
| b3 | IOA3 | TRCGRA input capture input switch bit | Set to 1. | R/W |
| b4 | IOB0 | TRCGRB control bit | b5 b4 | R/W |
| b5 | IOB1 | | 0 0: Disable pin output by compare match (TRCIOB pin functions as the programmable I/O port) 0 1: "L" output by compare match in the TRCGRB register 1 0: "H" output by compare match in the TRCGRB register 1 1: Toggle output by compare match in the TRCGRB register | R/W |
| b6 | IOB2 | TRCGRB mode select bit (2) | Set to 0 (output compare) in the output compare function. | R/W |
| b7 | | Nothing is assigned. If necessary | , set to 0. When read, the content is 1. | _ |

Notes:

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in theTRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

Timer RC I/O Control Register 1 (TRCIOR1) for Output Compare Function 19.5.3



| Bit | Symbol | Bit Name | Function | R/W |
|----------|--------------|-------------------------------------|---|------------|
| b0 b1 | IOC0 IOC1 | TRCGRC control bit | b1 b0 0 0: Disable pin output by compare match 0 1: "L" output by compare match in the TRCGRC register 1 0: "H" output by compare match in the TRCGRC register 1 1: Toggle output by compare match in the TRCGRC register | R/W R/W |
| b2 | IOC2 | TRCGRC mode select bit (1) | Set to 0 (output compare) in the output compare function. | R/W |
| b3 | IOC3 | TRCGRC register function select bit | TRCIOA output register General register or buffer register | R/W |
| b4 b5 | IOD0 IOD1 | TRCGRD control bit | b5 b4 0 0: Disable pin output by compare match 0 1: "L" output by compare match in the TRCGRD register 1 0: "H" output by compare match in the TRCGRD register 1 1: Toggle output by compare match in the TRCGRD register | R/W R/W |
| b6 | IOD2 | TRCGRD mode select bit (2) | Set to 0 (output compare) in the output compare function. | R/W |
| b7 | IOD3 | TRCGRD register function select bit | TRCIOB output register General register or buffer register | R/W |

Notes:

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in theTRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in theTRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

19.5.4 Operating Example




Figure 19.10 Operating Example of Output Compare Function

19.5.5 Changing Output Pins in Registers TRCGRC and TRCGRD

The TRCGRC register can be used for output control of the TRCIOA pin, and the TRCGRD register can be used for output control of the TRCIOB pin. Therefore, each pin output can be controlled as follows:

- TRCIOA output is controlled by the values in registers TRCGRA and TRCGRC.
- TRCIOB output is controlled by the values in registers TRCGRB and TRCGRD.

Change output pins in registers TRCGRC and TRCGRD as follows:

- Set the IOC3 bit in the TRCIOR1 register to 0 (TRCIOA output register) and set the IOD3 bit to 0 (TRCIOB output register).
- Set bits BFC and BFD in the TRCMR register to 0 (general register).
- Set different values in registers TRCGRC and TRCGRA. Also, set different values in registers TRCGRD and TRCGRB.

Figure 19.12 shows an Operating Example When TRCGRC Register is Used for Output Control of TRCIOA Pin and TRCGRD Register is Used for Output Control of TRCIOB Pin.




Figure 19.11 Changing Output Pins in Registers TRCGRC and TRCGRD




Figure 19.12 Operating Example When TRCGRC Register is Used for Output Control of TRCIOA Pin and TRCGRD Register is Used for Output Control of TRCIOB Pin

19.6 PWM Mode

This mode outputs PWM waveforms. A maximum of three PWM waveforms with the same period are output. The PWM mode, or the timer mode, can be selected for each individual pin. (However, since the TRCGRA register is used when using any pin for the PWM mode, the TRCGRA register cannot be used for the timer mode.) Table 19.11 lists the Specifications of PWM Mode, Figure 19.13 shows a PWM Mode Block Diagram, Table 19.12 lists the Functions of TRCGRj Register in PWM Mode, and Figures 19.14 and 19.15 show Operating Examples of PWM Mode.

Table 19.11 Specifications of PWM Mode

| Item | Specification |
|------------------------------|---|
| Count source | f1, f2, f4, f8, f32, fOCO40M, fOCO-F, or external signal (rising edge) input to TRCCLK pin |
| Count operation | Increment |
| PWM waveform | PWM period: 1/fk × (m + 1) |
| | Active level width: 1/fk × (m - n) |
| | Inactive width: 1/fk × (n + 1) |
| | fk: Count source frequency |
| | m: TRCGRA register setting value |
| | n: TRCGRj register setting value |
| | m+1 |
| | |
| | |
| | n+1 m-n ("L" is active level) |
| Count start condition | 1 (count starts) is written to the TSTART bit in the TRCMR register. |
| Count stop condition | When the CSEL bit in the TRCCR2 register is set to 0 (count continues) |
| | after compare match with TRCGRA). |
| | 0 (count stops) is written to the TSTART bit in the TRCMR register. |
| | PWM output pin retains output level before count stops, TRC register |
| | retains value before count stops. |
| | When the CSEL bit in the TRCCR2 register is set to 1 (count stops at compare match with TRCGRA register). |
| | The count stops at the compare match with the TRCGRA register. The |
| | PWM output pin retains the level after the output is changed by the |
| | compare match. |
| Interrupt request generation | Compare match (contents of registers TRC and TRCGRh match) |
| timing | The TRC register overflows. |
| TRCIOA pin function | Programmable I/O port |
| TRCIOB, TRCIOC, and | Programmable I/O port or PWM output (selectable individually for each |
| TRCIOD pin functions | pin) |
| INTO pin function | Programmable I/O port, pulse output forced cutoff signal input, or INTO |
| | interrupt input |
| Read from timer | The count value can be read by reading the TRC register. |
| Write to timer | The TRC register can be written to. |
| Select functions | One to three pins selectable as PWM output pins |
| | One or more of pins TRCIOB, TRCIOC, and TRCIOD |
| | Active level selectable for each pin |
| | • Initial level selectable for each pin |
| | Buffer operation (Refer to 19.3.2 Buffer Operation.) Bulge output forced outoff signal input (Refer to 19.3.4 Forced Cutoff |
| | Pulse output forced cutoff signal input (Refer to 19.3.4 Forced Cutoff of Pulse Output.) |
| | • A/D trigger generation |
| | 1 |

j = B, C, or Dh = A, B, C, or D




Figure 19.13 PWM Mode Block Diagram

Timer RC Control Register 1 (TRCCR1) in PWM Mode 19.6.1

Address 0121h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|-------------|------|------|------|------|-----|-----|-----|-----|--|
| Symbol | CCLR | TCK2 | TCK1 | TCK0 | TOD | TOC | TOB | TOA | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---------------------------------------|--|-----|
| b0 | TOA | TRCIOA output level select bit (1) | Disabled in PWM mode | R/W |
| b1 | TOB | TRCIOB output level select bit (1, 2) | 0: Initial output selected as non-active level | R/W |
| b2 | TOC | TRCIOC output level select bit (1, 2) | 1: Initial output selected as active level | R/W |
| b3 | TOD | TRCIOD output level select bit (1, 2) | | R/W |
| b4 | TCK0 | Count source select bit (1) | b6 b5 b4 0 0 0; f1 | R/W |
| b5 | TCK1 | | 0 0 0 1: f2 | R/W |
| b6 | TCK2 | | 0 1 0: f4 | R/W |
| | | | 0 1 1: f8 | |
| | | | 1 0 0: f32 | |
| | | | 1 0 1: TRCCLK input rising edge | |
| | | | 1 1 0: fOCO40M | |
| | | | 1 1 1: fOCO-F ⁽³⁾ | |
| b7 | CCLR | TRC counter clear select bit | 0: Disable clear (free-running operation) | R/W |
| | | | 1: Clear by compare match in the TRCGRA register | |


j = B, C or D

Notes:

- 1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
- 2. If the pin function is set for waveform output (refer to 7.5 Port Settings), the initial output level is output when the TRCCR1 register is set.
- 3. To select fOCO-F, set it to the clock frequency higher than the CPU clock frequency.

Timer RC Control Register 2 (TRCCR2) 19.6.2

Address 0130h



| Bit | Symbol | Bit Name | Function | R/W |
|----------|----------------|--|--|------------|
| b0 | POLB | PWM mode output level control bit B (1) | 0: TRCIOB output level selected as "L" active 1: TRCIOB output level selected as "H" active | R/W |
| b1 | POLC | PWM mode output level control bit C ⁽¹⁾ | TRCIOC output level selected as "L" active TRCIOC output level selected as "H" active | R/W |
| b2 | POLD | PWM mode output level control bit D (1) | 0: TRCIOD output level selected as "L" active 1: TRCIOD output level selected as "H" active | R/W |
| b3 | _ | Nothing is assigned. If necessary, | set to 0. When read, the content is 1. | _ |
| b4 | _ | | | |
| b5 | CSTP | TRC count operation select bit (2) | O: Count continues at compare match with the TRCGRA register Count stops at compare match with the TRCGRA register | R/W |
| b6 b7 | TCEG0 TCEG1 | TRCTRG input edge select bit (3) | b7 b6 0 0: Disable the trigger input from the TRCTRG pin 0 1: Rising edge selected 1 0: Falling edge selected 1 1: Both edges selected | R/W R/W |

Notes:

- 1. Enabled when in PWM mode.
- 2. For notes on PWM2 mode, refer to 19.9.6 TRCMR Register in PWM2 Mode.
- 3. In timer mode and PWM mode these bits are disabled.

Table 19.12 Functions of TRCGRj Register in PWM Mode

| Register | Setting | Register Function | PWM Output Pin |
|----------|---------|--|----------------|
| TRCGRA | _ | General register. Set the PWM period. | _ |
| TRCGRB | _ | General register. Set the PWM output change point. | TRCIOB |
| TRCGRC | BFC = 0 | General register. Set the PWM output change point. | TRCIOC |
| TRCGRD | BFD = 0 | | TRCIOD |
| TRCGRC | BFC = 1 | Buffer register. Set the next PWM period. (Refer to 19.3.2 Buffer Operation .) | _ |
| TRCGRD | BFD = 1 | Buffer register. Set the next PWM output change point. (Refer to 19.3.2 Buffer Operation.) | TRCIOB |

j = A, B, C, or D

BFC, BFD: Bits in TRCMR register

Note:

^{1.} The output level does not change even when a compare match occurs if the TRCGRA register value (PWM period) is the same as the TRCGRB, TRCGRC, or TRCGRD register value.

19.6.3 Operating Example





Figure 19.14 Operating Example of PWM Mode

19. Timer RC R8C/33A Group



Operating Example of PWM Mode (Duty 0% and Duty 100%) **Figure 19.15**

19.7 **PWM2 Mode**

This mode outputs a single PWM waveform. After a given wait duration has elapsed following the trigger, the pin output switches to active level. Then, after a given duration, the output switches back to inactive level. Furthermore, the counter stops at the same time the output returns to inactive level, making it possible to use PWM2 mode to output a programmable wait one-shot waveform.

Since timer RC uses multiple general registers in PWM2 mode, other modes cannot be used in conjunction with it. Figure 19.16 shows a PWM2 Mode Block Diagram, Table 19.13 lists the Specifications of PWM2 Mode, Table 19.14 lists the Functions of TRCGRj Register in PWM2 Mode, and Figures 19.17 to 19.19 show Operating Examples of PWM2 Mode.




Figure 19.16 PWM2 Mode Block Diagram

Table 19.13 Specifications of PWM2 Mode

| Item | Specification | | | | |
|---------------------------------|---|--|--|--|--|
| Count source | f1, f2, f4, f8, f32, fOCO40M, fOCO-F, or external signal (rising edge) input to TRCCLK pin | | | | |
| Count operation | Increment TRC register | | | | |
| | PWM period: 1/fk × (m + 1) (no TRCTRG input) Active level width: 1/fk × (n - p) Wait time from count start or trigger: 1/fk × (p + 1) fk: Count source frequency m: TRCGRA register setting value n: TRCGRB register setting value p: TRCGRC register setting value TRCTRG input m+1 n+1 p+1 p+1 | | | | |
| | TRCIOB output | | | | |
| | n-p | | | | |
| | . (TRCTRG: Rising edge, active level is "H") | | | | |
| | Bits TCEG1 to TCEG0 in the TRCCR2 register are set to 00b (TRCTRG trigger disabled) or the CSEL bit in the TRCCR2 register is set to 0 (count continues). 1 (count starts) is written to the TSTART bit in the TRCMR register. Bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger enabled) and the TSTART bit in the TRCMR register is set to 1 (count starts). A trigger is input to the TRCTRG pin | | | | |
| · | 0 (count stops) is written to the TSTART bit in the TRCMR register while the CSEL bit in the TRCCR2 register is set to 0 or 1. The TRCIOB pin outputs the initial level in accordance with the value of the TOB bit in the TRCCR1 register. The TRC register retains the value before count stops. The count stops due to a compare match with TRCGRA while the CSEL bit in the TRCCR2 register is set to 1 The TRCIOB pin outputs the initial level. The TRC register retains the value before count stops if the CCLR bit in the TRCCR1 register is set to 0. The TRC register is set to 0000h if the CCLR bit in the TRCCR1 register is set to 1. | | | | |
| | Compare match (contents of TRC and TRCGRj registers match) The TRC register quartleure. | | | | |
| - | The TRC register overflows Programmable I/O port or TRCTRG input | | | | |
| TRCIOB pin function | PWM output | | | | |
| TRCIOC and TRCIOD pin functions | Programmable I/O port | | | | |
| INTO pin function | Programmable I/O port, pulse output forced cutoff signal input, or INTO interrupt input | | | | |
| - | The count value can be read by reading the TRC register. | | | | |
| | The TRC register can be written to. | | | | |
| | External trigger and valid edge selection The edge or edges of the signal input to the TRCTRG pin can be used as the PWM output trigger: rising edge, falling edge, or both rising and falling edges Buffer operation (Refer to 19.3.2 Buffer Operation.) Pulse output forced cutoff signal input (Refer to 19.3.4 Forced Cutoff of Pulse Output.) Digital filter (Refer to 19.3.3 Digital Filter.) | | | | |
| | Output.) | | | | |

Timer RC Control Register 1 (TRCCR1) in PWM2 Mode 19.7.1

Address 0121h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol CCLR TCK2 TCK1 TCK0 TOD TOC TOB TOA After Reset 0 0 0 0 0 0 0 0

| Bit | Symbol | Bit Name | Function | R/W |
|----------------|----------------------|--|---|-------------------|
| b0 | TOA | TRCIOA output level select bit (1) | Disabled in PWM2 mode | R/W |
| b1 | ТОВ | TRCIOB output level select bit ^(1, 2) | O: Active level "H" (Initial output "L" "H" output by compare match in the TRCGRC register "L" output by compare match in the TRCGRB register 1: Active level "L" (Initial output "H" "L" output by compare match in the TRCGRC register "H" output by compare match in the TRCGRB register "H" output by compare match in the TRCGRB register | R/W |
| b2 | TOC | TRCIOC output level select bit (1) | Disabled in PWM2 mode | R/W |
| b3 | TOD | TRCIOD output level select bit (1) | | R/W |
| b4 b5 b6 | TCK0 TCK1 TCK2 | Count source select bit (1) | b6 b5 b4 0 0 0: f1 0 0 1: f2 0 1 0: f4 0 1 1: f8 1 0 0: f32 1 0 1: TRCCLK input rising edge 1 1 0: fOCO40M 1 1 1: fOCO-F (3) | R/W R/W R/W |
| b7 | CCLR | TRC counter clear select bit | Disable clear (free-running operation) Clear by compare match in the TRCGRA register | R/W |

Notes:

- 1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
- 2. If the pin function is set for waveform output (refer to 7.5 Port Settings), the initial output level is output when the TRCCR1 register is set.
- 3. To select fOCO-F, set it to the clock frequency higher than the CPU clock frequency.

Timer RC Control Register 2 (TRCCR2) in PWM2 Mode 19.7.2

Address 0130h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-------|-------|------|----|----|------|------|------|
| Symbol | TCEG1 | TCEG0 | CSTP | _ | _ | POLD | POLC | POLB |
| After Reset | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---------------------------------------|---|-----|
| b0 | POLB | PWM mode output level control | 0: TRCIOB output level selected as "L" active | R/W |
| | | bit B ⁽¹⁾ | 1: TRCIOB output level selected as "H" active | |
| b1 | POLC | PWM mode output level control | 0: TRCIOC output level selected as "L" active | R/W |
| | | bit C ⁽¹⁾ | 1: TRCIOC output level selected as "H" active | |
| b2 | POLD | PWM mode output level control | 0: TRCIOD output level selected as "L" active | R/W |
| | | bit D ⁽¹⁾ | 1: TRCIOD output level selected as "H" active | |
| b3 | _ | Nothing is assigned. If necessary, se | et to 0. When read, the content is 1. | _ |
| b4 | _ | | | |
| b5 | CSTP | TRC count operation select bit (2) | 0: Count continues at compare match with the | R/W |
| | | | TRCGRA register | |
| | | | Count stops at compare match with the TRCGRA register | |
| b6 | TCEG0 | TRCTRG input edge select bit (3) | b7 b6 | R/W |
| b7 | TCEG1 | | 0 0: Disable the trigger input from the TRCTRG pin | R/W |
| | | | 0 1: Rising edge selected | |
| | | | 1 0: Falling edge selected 1 1: Both edges selected | |
| | | | 1 1. Doin eages selected | |

Notes:

- 1. Enabled when in PWM mode.
- 2. For notes on PWM2 mode, refer to 19.9.6 TRCMR Register in PWM2 Mode.
- 3. In timer mode and PWM mode these bits are disabled.

19.7.3 Timer RC Digital Filter Function Select Register (TRCDF) in PWM2 Mode

Address 0131h



| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|---|-----|
| b0 | DFA | TRCIOA pin digital filter function select bit (1) | 0: Function is not used | R/W |
| b1 | DFB | TRCIOB pin digital filter function select bit (1) | 1: Function is used | R/W |
| b2 | DFC | TRCIOC pin digital filter function select bit (1) | | R/W |
| b3 | DFD | TRCIOD pin digital filter function select bit (1) | | R/W |
| b4 | DFTRG | TRCTRG pin digital filter function select bit (2) | | R/W |
| b5 | _ | Nothing is assigned. If necessary, set to 0. Wh | nen read, the content is 0. | _ |
| b6 | DFCK0 | Clock select bits for digital filter function (1, 2) | b7 b6 0 0: f32 | R/W |
| b7 | DFCK1 | | 0 1: f8 | R/W |
| | | | 1 0: f1 | |
| | | | 1 1: Count source (clock selected by bits | |
| | | | TCK2 to TCK0 in the TRCCR1 | |
| | | | register) | |

Notes:

- 1. These bits are enabled for the input capture function.
- 2. These bits are enabled when in PWM2 mode and bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger input enabled).

Table 19.14 Functions of TRCGRj Register in PWM2 Mode

| Register | Setting | Register Function | PWM2 Output Pin |
|----------|---------|--|-----------------|
| TRCGRA | - | General register. Set the PWM period. | TRCIOB pin |
| TRCGRB | - | General register. Set the PWM output change point. | |
| TRCGRC | BFC = 0 | General register. Set the PWM output change point (wait time after trigger). | |
| TRCGRD | BFD = 0 | (Not used in PWM2 mode) | _ |
| TRCGRD | BFD = 1 | Buffer register. Set the next PWM output change point. (Refer to 19.3.2 Buffer Operation.) | TRCIOB pin |

j = A, B, C, or D

BFC, BFD: Bits in TRCMR register

Note:

1. Do not set the TRCGRB and TRCGRC registers to the same value.

19.7.4 Operating Example




Figure 19.17 Operating Example of PWM2 Mode (TRCTRG Trigger Input Disabled)

19. Timer RC R8C/33A Group




Figure 19.18 Operating Example of PWM2 Mode (TRCTRG Trigger Input Enabled)




Figure 19.19 Operating Example of PWM2 Mode (Duty 0% and Duty 100%)

19.8 Timer RC Interrupt

Timer RC generates a timer RC interrupt request from five sources. The timer RC interrupt uses the single TRCIC register (bits IR and ILVL0 to ILVL2) and a single vector.

Table 19.15 lists the Registers Associated with Timer RC Interrupt, and Figure 19.20 is a Timer RC Interrupt Block Diagram.

Table 19.15 Registers Associated with Timer RC Interrupt

| Timer RC Status Register | Timer RC Interrupt Enable Register | Timer RC Interrupt Control Register |
|--------------------------|------------------------------------|-------------------------------------|
| TRCSR | TRCIER | TRCIC |




Figure 19.20 Timer RC Interrupt Block Diagram

Like other maskable interrupts, the timer RC interrupt is controlled by the combination of the I flag, IR bit, bits ILVL0 to ILVL2, and IPL. However, it differs from other maskable interrupts in the following respects because a single interrupt source (timer RC interrupt) is generated from multiple interrupt request sources.

- The IR bit in the TRCIC register is set to 1 (interrupt requested) when a bit in the TRCSR register is set to 1 and the corresponding bit in the TRCIER register is also set to 1 (interrupt enabled).
- The IR bit is set to 0 (no interrupt requested) when the bit in the TRCSR register or the corresponding bit in the TRCIER register is set to 0, or both are set to 0. In other words, the interrupt request is not maintained if the IR bit is once set to 1 but the interrupt is not acknowledged.
- If another interrupt source is triggered after the IR bit is set to 1, the IR bit remains set to 1 and does not change.
- If multiple bits in the TRCIER register are set to 1, use the TRCSR register to determine the source of the interrupt request.
- The bits in the TRCSR register are not automatically set to 0 when an interrupt is acknowledged. Set them to 0 within the interrupt routine. Refer to 19.2.5 Timer RC Status Register (TRCSR), for the procedure for setting these bits to 0.

Refer to **19.2.4 Timer RC Interrupt Enable Register** (**TRCIER**), for details of the TRCIER register. Refer to **11.3 Interrupt Control**, for details of the TRCIC register and **11.1.5.2 Relocatable Vector Tables**, for information on interrupt vectors.

19.9 Notes on Timer RC

19.9.1 TRC Register

• The following note applies when the CCLR bit in the TRCCR1 register is set to 1 (clear TRC register at compare match with TRCGRA register).

When using a program to write a value to the TRC register while the TSTART bit in the TRCMR register is set to 1 (count starts), ensure that the write does not overlap with the timing with which the TRC register is set to 0000h.

If the timing of the write to the TRC register and the setting of the TRC register to 0000h coincide, the write value will not be written to the TRC register and the TRC register will be set to 0000h.

• Reading from the TRC register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

Program Example MOV.W #XXXXh, TRC ;Write

JMP.B L1 ;JMP.B instruction

L1: MOV.W TRC,DATA ;Read

19.9.2 TRCSR Register

Reading from the TRCSR register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

Program Example MOV.B #XXh, TRCSR ;Write

JMP.B L1 ;JMP.B instruction

L1: MOV.B TRCSR,DATA ;Read

19.9.3 TRCCR1 Register

To set bits TCK2 to TCK0 in the TRCCR1 register to 111b (fOCO-F), set fOCO-F to the clock frequency higher than the CPU clock frequency.

19.9.4 Count Source Switching

• Stop the count before switching the count source.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- After switching the count source from fOCO40M to another clock, allow a minimum of two cycles of f1 to elapse after changing the clock setting before stopping fOCO40M.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- (3) Wait for a minimum of two cycles of f1.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).

• After switching the count source from fOCO-F to fOCO40M, allow a minimum of two cycles of fOCO-F to elapse after changing the clock setting before stopping fOCO-F.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- (3) Wait for a minimum of two cycles of fOCO-F.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).
- After switching the count source from fOCO-F to a clock other than fOCO40M, allow a minimum of one cycle of fOCO-F + fOCO40M to elapse after changing the clock setting before stopping fOCO-F. Switching procedure
- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- (3) Wait for a minimum of one cycle of fOCO-F + fOCO40M.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).

19.9.5 Input Capture Function

- The pulse width of the input capture signal should be three cycles or more of the timer RC operation clock (refer to Table 19.1 Timer RC Operation Clock).
- The value of the TRC register is transferred to the TRCGRj register one or two cycles of the timer RC operation clock after the input capture signal is input to the TRCIOj (j = A, B, C, or D) pin (when the digital filter function is not used).

19.9.6 TRCMR Register in PWM2 Mode

When the CSEL bit in the TRCCR2 register is set to 1 (count stops at compare match with the TRCGRA register), do not set the TRCMR register at compare match timing of registers TRC and TRCGRA.

19.9.7 **Count Source fOCO40M**

The count source fOCO40M can be used with supply voltage VCC = 2.7 to 5.5 V. For supply voltage other than that, do not set bits TCK2 to TCK0 in the TRCCR1 register to 110b (select fOCO40M as the count source).

20. Timer RE

Timer RE has the 4-bit counter and 8-bit counter.

20.1 **Overview**

Timer RE has the following 2 modes:

• Real-time clock mode Generate 1-second signal from fC4 and count seconds, minutes, hours, and days of

the week.

• Output compare mode Count a count source and detect compare matches.

The count source for timer RE is the operating clock that regulates the timing of timer operations.

Table 20.1 lists the Pin Configuration of Timer RE.

Table 20.1 Pin Configuration of Timer RE

| Pin Name | Assigned Pin | I/O | Function |
|----------|--------------|--------|---|
| TREO | P0_4 | Output | Function differs according to the mode. Refer to descriptions of individual modes for details |

20.2 Real-Time Clock Mode

In real-time clock mode, a 1-second signal is generated from fC4 using a divide-by-2 frequency divider, 4-bit counter, and 8-bit counter and used to count seconds, minutes, hours, and days of the week. Figure 20.1 shows a Block Diagram of Real-Time Clock Mode and Table 20.2 lists the Real-Time Clock Mode Specifications. Table 20.3 lists the Interrupt Sources, Figure 20.2 shows the Definition of Time Representation and Figure 20.3 shows the Operating Example in Real-Time Clock Mode.





Figure 20.1 Block Diagram of Real-Time Clock Mode

Table 20.2 Real-Time Clock Mode Specifications

| Item | Specification |
|------------------------------|---|
| Count source | fC4 |
| Count operation | Increment |
| Count start condition | 1 (count starts) is written to TSTART bit in TRECR1 register |
| Count stop condition | 0 (count stops) is written to TSTART bit in TRECR1 register |
| Interrupt request generation | Select any one of the following: |
| timing | Update second data |
| | Update minute data |
| | Update hour data |
| | Update day of week data |
| | When day of week data is set to 000b (Sunday) |
| TREO pin function | Programmable I/O ports or output of f2, fC, f4, f8 or, 1Hz |
| Read from timer | When reading TRESEC, TREMIN, TREHR, or TREWK register, the count |
| | value can be read. The values read from registers TRESEC, TREMIN, |
| | and TREHR are represented by the BCD code. |
| Write to timer | When bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer |
| | stops), the value can be written to registers TRESEC, TREMIN, TREHR, |
| | and TREWK. The values written to registers TRESEC, TREMIN, and |
| | TREHR are represented by the BCD codes. |
| Select function | 12-hour mode/24-hour mode switch function |

Timer RE Second Data Register (TRESEC) in Real-Time Clock Mode 20.2.1



| Bit | Symbol | Bit Name | Function | Setting Range | R/W |
|-----|--------|-------------------------------|--|---------------|-----|
| b0 | SC00 | 1st digit of second count bit | Count 0 to 9 every second. When the digit | | R/W |
| b1 | SC01 | | moves up, 1 is added to the 2nd digit of | (BCD code) | R/W |
| b2 | SC02 | | second. | | R/W |
| b3 | SC03 | | | | R/W |
| b4 | SC10 | 2nd digit of second count bit | When counting 0 to 5, 60 seconds are | 0 to 5 | R/W |
| b5 | SC11 | | counted. | (BCD code) | R/W |
| b6 | SC12 | | | | R/W |
| b7 | BSY | Timer RE busy flag | This bit is set to 1 while registers TRESEC TREHR, and TREWK are updated | , TREMIN, | R |

Timer RE Minute Data Register (TREMIN) in Real-Time Clock Mode 20.2.2

Address 0119h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-----|------|------|------|------|------|------|------|
| Symbol | BSY | MN12 | MN11 | MN10 | MN03 | MN02 | MN01 | MN00 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | Setting Range | R/W |
|-----|--------|-------------------------------|---|---------------|-----|
| b0 | MN00 | | Count 0 to 9 every minute. When the digit | | R/W |
| b1 | MN01 | | | (BCD code) | R/W |
| b2 | MN02 | | minute. | | R/W |
| b3 | MN03 | | | | R/W |
| b4 | MN10 | 2nd digit of minute count bit | When counting 0 to 5, 60 minutes are | 0 to 5 | R/W |
| b5 | MN11 | | counted. | (BCD code) | R/W |
| b6 | MN12 | | | | R/W |
| b7 | BSY | Timer RE busy flag | This bit is set to 1 while registers TRESEC | , TREMIN, | R |
| | | | TREHR, and TREWK are updated. | | |

20.2.3 Timer RE Hour Data Register (TREHR) in Real-Time Clock Mode

| Address | 011AN | | | | | | | |
|-------------|-------|----|------|------|------|------|------|------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | BSY | _ | HR11 | HR10 | HR03 | HR02 | HR01 | HR00 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | Setting Range | R/W |
|-----|--------|---------------------------------|---|---------------|-----|
| b0 | HR00 | 1st digit of hour count bit | Count 0 to 9 every hour. When the digit | 0 to 9 | R/W |
| b1 | HR01 | | moves up, 1 is added to the 2nd digit of | (BCD code) | R/W |
| b2 | HR02 | | hour. | | R/W |
| b3 | HR03 | | | | R/W |
| b4 | HR10 | 2nd digit of hour count bit | Count 0 to 1 w hen the H12_H24 bit is set | 0 to 2 | R/W |
| b5 | HR11 | | to 0 (12-hour mode). Count 0 to 2 w hen the H12_H24 bit is set to 1 (24-hour mode). | (BCD code) | R/W |
| b6 | _ | Nothing is assigned. If necessa | ry, set to 0. When read, the content is 0. | | _ |
| b7 | BSY | Timer RE busy flag | This bit is set to 1 while registers TRESEC TREHR, and TREWK are updated. | , TREMIN, | R |

Timer RE Day of Week Data Register (TREWK) in Real-Time Clock Mode 20.2.4

Address 011Bh Bit b7 b2 b1 b0 BSY WK2 WK1 WK0 Symbol After Reset

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|------------------------------------|--|-----|
| b0 | WK0 | Day of week count bit | b2 b1 b0 | R/W |
| b1 | WK1 | | 0 0 0: Sunday 0 0 1: Monday | R/W |
| b2 | WK2 | | 0 1 0: Tuesday | R/W |
| | | | 0 1 1: Wednesday | |
| | | | 1 0 0: Thursday | |
| | | | 1 0 1: Friday | |
| | | | 1 1 0: Saturday | |
| | | | 1 1 1: Do not set. | |
| b3 | _ | Nothing is assigned. If necessary, | set to 0. When read, the content is 0. | _ |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | BSY | Timer RE busy flag | This bit is set to 1 while registers TRESEC, TREMIN, | R |
| | | | TREHR, and TREWK are updated. | |

20.2.5 Timer RE Control Register 1 (TRECR1) in Real-Time Clock Mode

| Address | 011Ch | | | | | | | | |
|-------------|--------|---------|----|--------|-----|-------|-------|----|---|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | TSTART | H12_H24 | PM | TRERST | INT | TOENA | TCSTF | _ | 1 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | _ |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|---------|--------------------------------|---|-----|
| b0 | _ | Nothing is assigned. If necess | sary, set to 0. When read, the content is 0. | _ |
| b1 | TCSTF | Timer RE count status flag | 0: Count stopped | R |
| | | | 1: Counting | |
| b2 | TOENA | TREO pin output enable bit | 0: Disable clock output | R/W |
| | | | 1: Enable clock output | |
| b3 | INT | Interrupt request timing bit | Set to 1 in real-time clock mode. | R/W |
| b4 | TRERST | Timer RE reset bit | When setting this bit to 0, after setting it to 1, the followings | R/W |
| | | | will occur. Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2 are set to 00h. Bits TCSTF, INT, PM, H12_H24, and TSTART in the TRECR1 register are set to 0. The 8-bit counter is set to 00h and the 4-bit counter is set to 0h. | |
| b5 | PM | A.m./p.m. bit | When the H12_H24 bit is set to 0 (12-hour mode) (1) 0: a.m. 1: p.m. When the H12_H24 bit is set to 1 (24-hour mode), its value is undefined. | R/W |
| b6 | H12_H24 | Operating mode select bit | 0: 12-hour mode 1: 24-hour mode | R/W |
| b7 | TSTART | Timer RE count start bit | 0: Count stops 1: Count starts | R/W |

Note:

1. This bit is automatically modified while timer RE counts.




Figure 20.2 Definition of Time Representation

20.2.6 Timer RE Control Register 2 (TRECR2) in Real-Time Clock Mode

Address 011Dh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|-------|------|------|------|------|------|
| Symbol | _ | _ | COMIE | WKIE | DYIE | HRIE | MNIE | SEIE |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|--|-----|
| b0 | SEIE | Periodic interrupt triggered every second enable bit (1) | Disable periodic interrupt triggered every second Enable periodic interrupt triggered every second | R/W |
| b1 | MNIE | Periodic interrupt triggered every minute enable bit ⁽¹⁾ | Disable periodic interrupt triggered every minute Enable periodic interrupt triggered every minute | R/W |
| b2 | HRIE | Periodic interrupt triggered every hour enable bit ⁽¹⁾ | Disable periodic interrupt triggered every hour Enable periodic interrupt triggered every hour | R/W |
| b3 | DYIE | Periodic interrupt triggered every day enable bit ⁽¹⁾ | Disable periodic interrupt triggered every day Enable periodic interrupt triggered every day | R/W |
| b4 | WKIE | Periodic interrupt triggered every week enable bit ⁽¹⁾ | Disable periodic interrupt triggered every week Enable periodic interrupt triggered every week | R/W |
| b5 | COMIE | Compare match interrupt enable bit | Set to 0 in real-time clock mode. | R/W |
| b6 | _ | Nothing is assigned. If necessary, set | t to 0. When read, the content is 0. | _ |
| b7 | | | | |

Note:

Table 20.3 Interrupt Sources

| Factor | Interrupt Source | Interrupt Enable Bit |
|------------------------|---|----------------------|
| Periodic interrupt | Value in TREWK register is set to 000b (Sunday) | WKIE |
| triggered every week | (1-week period) | |
| Periodic interrupt | TREWK register is updated (1-day period) | DYIE |
| triggered every day | | |
| Periodic interrupt | TREHR register is updated (1-hour period) | HRIE |
| triggered every hour | | |
| Periodic interrupt | TREMIN register is updated (1-minute period) | MNIE |
| triggered every minute | | |
| Periodic interrupt | TRESEC register is updated (1-second period) | SEIE |
| triggered every second | | |

^{1.} Do not set multiple enable bits to 1 (enable interrupt).

0

R8C/33A Group 20. Timer RE

Timer RE Count Source Select Register (TRECSR) in Real-Time Clock 20.2.7

0

0

b0

RCS0

0

Address 011Eh Bit b7 b6 b5 b4 b3 b2 b1 RCS6 RCS5 RCS4 RCS3 RCS2 RCS1 Symbol

0

0

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--------------------------------------|--|----------|
| b0 | RCS0 | Count source select bit | Set to 00b in real-time clock mode. | R/W |
| b1 | RCS1 | | | R/W |
| b2 | RCS2 | 4-bit counter select bit | Set to 0 in real-time clock mode. | R/W |
| b3 | RCS3 | Real-time clock mode select bit | Set to 1 in real-time clock mode. | R/W |
| b4 | RCS4 | Clock output select bit (1) | b6 b5 b4 | R/W |
| b5 | RCS5 | | 0 0 0: f2 0 0 1: fC | R/W |
| b6 | RCS6 | | 0 1 0: f4 | R/W |
| | | | 0 1 1: 1Hz | |
| | | | 1 0 0: f8 | |
| | | | | |
| | | | Other than above: Do not set. | |
| b7 | _ | Nothing is assigned. If necessary, s | set to 0. When read, the content is 0. | — |

Note:

After Reset

0

^{1.} Write to bits RCS4 to RCS6 when the TOENA bit in the TRECR1 register is set to 0 (disable clock output).

Operating Example 20.2.8




Figure 20.3 **Operating Example in Real-Time Clock Mode**

20.3 Output Compare Mode

In output compare mode, the internal count source divided by 2 is counted using the 4-bit or 8-bit counter and compare value match is detected with the 8-bit counter. Figure 20.4 shows a Block Diagram of Output Compare Mode and Table 20.4 lists the Output Compare Mode Specifications. Figure 20.5 shows the Operating Example in Output Compare Mode.




Figure 20.4 Block Diagram of Output Compare Mode

Table 20.4 Output Compare Mode Specifications

| Item | Specification |
|-------------------------------------|---|
| Count sources | f4, f8, f32, fC4 |
| Count operations | Increment When the 8-bit counter content matches with the TREMIN register content, the value returns to 00h and count continues. The count value is held while count stops. |
| Count period | When RCS2 = 0 (4-bit counter is not used) 1/fi x 2 x (n+1) When RCS2 = 1 (4-bit counter is used) 1/fi x 32 x (n+1) fi: Frequency of count source n: Setting value of TREMIN register |
| Count start condition | 1 (count starts) is written to the TSTART bit in the TRECR1 register |
| Count stop condition | 0 (count stops) is written to the TSTART bit in the TRECR1 register |
| Interrupt request generation timing | When the 8-bit counter content matches with the TREMIN register content |
| TREO pin function | Select any one of the following: • Programmable I/O ports • Output f2, fC, f4, or f8 • Compare output |
| Read from timer | When reading the TRESEC register, the 8-bit counter value can be read. When reading the TREMIN register, the compare value can be read. |
| Write to timer | Writing to the TRESEC register is disabled. When bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer stops), writing to the TREMIN register is enabled. |
| Selectable functions | Select use of 4-bit counter Compare output function Every time the 8-bit counter value matches the TREMIN register value, TREO output polarity is reversed. The TREO pin outputs "L" after reset is deasserted and the timer RE is reset by the TRERST bit in the TRECR1 register. Output level is held by setting the TSTART bit to 0 (count stops). |

Timer RE Counter Data Register (TRESEC) in Output Compare Mode 20.3.1

| Address 0118h | | | | | | | | | |
|---------------|----|----|----|----|----|----|----|----|---|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | _ | _ | | | _ | _ | _ | _ | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | _ |

| Bit | Function | R/W |
|----------|--|-----|
| b7 to b0 | 8-bit counter data can be read. | R |
| | Although Timer RE stops counting, the count value is held. | |
| | The TRESEC register is set to 00h at the compare match. | |

Timer RE Compare Data Register (TREMIN) in Output Compare Mode

Address 0119h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|----|----|----|
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Function | R/W |
|----------|-------------------------------|-----|
| b7 to b0 | 8-bit compare data is stored. | R/W |

20.3.3 Timer RE Control Register 1 (TRECR1) in Output Compare Mode

Address 011Ch Bit b7 b6 b5 b4 b3 b2 b1 b0 TOENA Symbol TSTART H12_H24 PM TRERST INT **TCSTF** After Reset 0 0 0

| Bit | Symbol | Bit Name | Function | R/W |
|-----|---------|--|--|-----|
| b0 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |
| b1 | TCSTF | Timer RE count status flag | 0: Count stopped 1: Counting | R |
| b2 | TOENA | TREO pin output enable bit | Disable clock output Enable clock output | R/W |
| b3 | INT | Interrupt request timing bit | Set to 0 in output compare mode. | R/W |
| b4 | TRERST | Timer RE reset bit | When setting this bit to 0, after setting it to 1, the following will occur. Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2 are set to 00h. Bits TCSTF, INT, PM, H12_H24, and TSTART in the TRECR1 register are set to 0. The 8-bit counter is set to 00h and the 4-bit counter is set to 0h. | R/W |
| b5 | PM | A.m./p.m. bit | Set to 0 in output compare mode. | R/W |
| b6 | H12_H24 | Operating mode select bit | | R/W |
| b7 | TSTART | Timer RE count start bit | 0: Count stops 1: Count starts | R/W |

20.3.4 Timer RE Control Register 2 (TRECR2) in Output Compare Mode

Address 011Dh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|-------|------|------|------|------|------|
| Symbol | _ | _ | COMIE | WKIE | DYIE | HRIE | MNIE | SEIE |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--|-----|
| b0 | SEIE | Periodic interrupt triggered every second enable bit | Set to 0 in output compare mode. | R/W |
| b1 | MNIE | Periodic interrupt triggered every minute enable bit | | R/W |
| b2 | HRIE | Periodic interrupt triggered every hour enable bit | | R/W |
| b3 | DYIE | Periodic interrupt triggered every day enable bit | | R/W |
| b4 | WKIE | Periodic interrupt triggered every week enable bit | | R/W |
| b5 | COMIE | Compare match interrupt enable bit | Disable compare match interrupt Enable compare match interrupt | R/W |
| b6 | _ | Nothing is assigned. If necessary, set | o 0. When read, the content is 0. | _ |
| b7 | _ | | | |

20.3.5 Timer RE Count Source Select Register (TRECSR) in Output Compare Mode

Address 011Eh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|------|------|------|------|------|------|------|
| Symbol | _ | RCS6 | RCS5 | RCS4 | RCS3 | RCS2 | RCS1 | RCS0 |
| After Reset | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|----------|--------------|---------------------------------------|---|------------|
| b0 b1 | RCS0 RCS1 | Count source select bit (1) | 0 0: f4 0 1: f8 1 0: f32 1 1: fC4 | R/W R/W |
| b2 | RCS2 | 4-bit counter select bit | 0: Not used 1: Used | R/W |
| b3 | RCS3 | Real-time clock mode select bit | Set to 0 in output compare mode. | R/W |
| b4 | RCS4 | Clock output select bit (2) | b6 b5 b4 | R/W |
| b5 | RCS5 | | 0 0 0: f2 0 0 1: fC | R/W |
| b6 | RCS6 | | 0 1 0: f4 1 0 0: f8 1 1 0: Compare output Other than above: Do not set. | R/W |
| b7 | _ | Nothing is assigned. If necessary, se | t to 0. When read, the content is 0. | _ |

Notes:

- 1. Write to bits RCS0 to RCS1 when the TCSTF bit in the TRECR1 register is set to 0 (count stopped).
- 2. Write to bits RCS4 to RCS6 when the TOENA bit in the TRECR1 register is set to 0 (disable clock output).

20.3.6 Operating Example




Figure 20.5 Operating Example in Output Compare Mode

20.4 **Notes on Timer RE**

20.4.1 Starting and Stopping Count

Timer RE has the TSTART bit for instructing the count to start or stop, and the TCSTF bit, which indicates count start or stop. Bits TSTART and TCSTF are in the TRECR1 register.

Timer RE starts counting and the TCSTF bit is set to 1 (count starts) when the TSTART bit is set to 1 (count starts). It takes up to 2 cycles of the count source until the TCSTF bit is set to 1 after setting the TSTART bit to 1. During this time, do not access registers associated with timer RE (1) other than the TCSTF bit.

Also, timer RE stops counting when setting the TSTART bit to 0 (count stops) and the TCSTF bit is set to 0 (count stops). It takes the time for up to 2 cycles of the count source until the TCSTF bit is set to 0 after setting the TSTART bit to 0. During this time, do not access registers associated with timer RE other than the TCSTF bit.

Note:

1. Registers associated with timer RE: TRESEC, TREMIN, TREHR, TREWK, TRECR1, TRECR2, and TRECSR.

Register Setting 20.4.2

Write to the following registers or bits when timer RE is stopped.

- Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2
- Bits H12_H24, PM, and INT in TRECR1 register
- Bits RCS0 to RCS3 in TRECSR register

Timer RE is stopped when bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer RE stopped).

Also, set all above-mentioned registers and bits (immediately before timer RE count starts) before setting the TRECR2 register.

Figure 20.6 shows a Setting Example in Real-Time Clock Mode.

20. Timer RE R8C/33A Group




Figure 20.6 **Setting Example in Real-Time Clock Mode**

Time Reading Procedure of Real-Time Clock Mode 20.4.3

In real-time clock mode, read registers TRESEC, TREMIN, TREHR, and TREWK when time data is updated and read the PM bit in the TRECR1 register when the BSY bit is set to 0 (not while data is updated).

Also, when reading several registers, an incorrect time will be read if data is updated before another register is read after reading any register.

In order to prevent this, use the reading procedure shown below.

• Using an interrupt

Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register in the timer RE interrupt routine.

• Monitoring with a program 1

Monitor the IR bit in the TREIC register with a program and read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the IR bit in the TREIC register is set to 1 (timer RE interrupt request generated).

- Monitoring with a program 2
- (1) Monitor the BSY bit.
- (2) Monitor until the BSY bit is set to 0 after the BSY bit is set to 1 (approximately 62.5 ms while the BSY bit
- (3) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the BSY bit is set to 0.
- Using read results if they are the same value twice
- (1) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register.
- (2) Read the same register as (1) and compare the contents.
- (3) Recognize as the correct value if the contents match. If the contents do not match, repeat until the read contents match with the previous contents.

Also, when reading several registers, read them as continuously as possible.

21. Serial Interface (UARTi (i = 0 or 1))

The serial interface consists of three channels, UART0 to UART2. This chapter describes the UARTi (i = 0 or 1).

21.1 Overview

UART0 and UART 1 have a dedicated timer to generate a transfer clock and operate independently. UART0 and UART1 support clock synchronous serial I/O mode and clock asynchronous serial I/O mode (UART mode). Figure 21.1 shows a UARTi (i = 0 or 1) Block Diagram. Figure 21.2 shows a Block Diagram of UARTi Transmit/Receive Unit. Table 21.1 lists the Pin Configuration of UARTi (i = 0 or 1).




Figure 21.1 UARTi (i = 0 or 1) Block Diagram




Figure 21.2 Block Diagram of UARTi Transmit/Receive Unit

Table 21.1 Pin Configuration of UARTi (i = 0 or 1)

| Pin Name | Assigned Pin | I/O | Function |
|----------|--------------|--------|--------------------|
| TXD0 | P1_4 | Output | Serial data output |
| RXD0 | P1_5 | Input | Serial data input |
| CLK0 | P1_6 | I/O | Transfer clock I/O |
| TXD1 | P0_1 | Output | Serial data output |
| RXD1 | P0_2 | Input | Serial data input |
| CLK1 | P0_3 | I/O | Transfer clock I/O |

21.2 **Registers**

21.2.1 **UARTi Transmit/Receive Mode Register (UiMR) (i = 0 or 1)**

Address 00A0h (U0MR), 0160h (U1MR)

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|------|-----|------|-------|------|------|------|
| Symbol | _ | PRYE | PRY | STPS | CKDIR | SMD2 | SMD1 | SMD0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|------------------------------------|--|-----|
| b0 | SMD0 | Serial I/O mode select bit | b2 b1 b0 0 0 0: Serial interface disabled | R/W |
| b1 | SMD1 | | 0 0 1: Clock synchronous serial I/O mode | R/W |
| b2 | SMD2 | | 1 0 0: UART mode, transfer data 7 bits long | R/W |
| | | | 1 0 1: UART mode, transfer data 8 bits long | |
| | | | 1 1 0: UART mode, transfer data 9 bits long | |
| | | | Other than above: Do not set. | |
| b3 | CKDIR | Internal/external clock select bit | 0: Internal clock | R/W |
| | | | 1: External clock | |
| b4 | STPS | Stop bit length select bit | 0: One stop bit | R/W |
| | | | 1: Two stop bits | |
| b5 | PRY | Odd/even parity select bit | Enabled when PRYE = 1 | R/W |
| | | | 0: Odd parity | |
| | | | 1: Even parity | |
| b6 | PRYE | Parity enable bit | 0: Parity disabled | R/W |
| | | | 1: Parity enabled | |
| b7 | _ | Reserved bit | Set to 0. | R/W |

UARTi Bit Rate Register (UiBRG) (i = 0 or 1) 21.2.2

Address 00A1h (U0BRG), 0161h (U1BRG)

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|-------------|----|----|----|----|----|----|----|----|---|
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ | 1 |
| After Reset | Х | X | X | X | X | X | X | X | _ |

| Bit | Function | Setting Range | R/W |
|----------|---|---------------|-----|
| b7 to b0 | If the setting value is n, UiBRG divides the count source by n+1. | 00h to FFh | W |

Write to the UiBRG register while transmission and reception stop.

Use the MOV instruction to write to this register.

Set bits CLK0 and CLK1 in the UiC0 register before writing to the UiBRG register.

UARTi Transmit Buffer Register (UiTB) (i = 0 or 1) 21.2.3

Address 00A3h to 00A2h (U0TB), 0163h to 0162h (U1TB) b7 b6 b5 b4 b3 b2 b1 b0 Symbol After Reset Χ Χ Χ Χ Χ Χ Χ Χ b15 b14 b11 Bit b13 b12 b10 b9 b8 Symbol After Reset Χ Χ Χ Χ Χ Χ Χ Χ

| Bit | Symbol | Function | R/W |
|-----|--------|---|-----|
| b0 | _ | Transmit data | W |
| b1 | _ | | |
| b2 | _ | | |
| b3 | _ | | |
| b4 | _ | | |
| b5 | _ | | |
| b6 | _ | | |
| b7 | _ | | |
| b8 | _ | | |
| b9 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is undefined. | _ |
| b10 | _ | | |
| b11 | _ | | |
| b12 | _ | | |
| b13 | _ | | |
| b14 | _ | | |
| b15 | _ | | |

If the transfer data is 9 bits long, write data to the high-order byte first, then low-order byte of the UiTB register. Use the MOV instruction to write to this register.

UARTi Transmit/Receive Control Register 0 (UiC0) (i = 0 or 1) 21.2.4

Address 00A4h (U0C0), 0164h (U1C0)

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-------|-------|-----|----|-------|----|------|------|
| Symbol | UFORM | CKPOL | NCH | _ | TXEPT | _ | CLK1 | CLK0 |
| After Reset | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|----------|--------------|------------------------------------|--|------------|
| b0 b1 | CLK0 CLK1 | BRG count source select bit (1) | 0 0: f1 selected 0 1: f8 selected 1 0: f32 selected 1 1: fC selected | R/W R/W |
| b2 | _ | Reserved bit | Set to 0. | R/W |
| b3 | TXEPT | Transmit register empty flag | O: Data present in the transmit register (transmission in progress) 1: No data in the transmit register (transmission completed) | R |
| b4 | _ | Nothing is assigned. If necessary, | set to 0. When read, the content is 0. | _ |
| b5 | NCH | Data output select bit | 0: TXDi pin set to CMOS output 1: TXDi pin set to N-channel open-drain output | R/W |
| b6 | CKPOL | CLK polarity select bit | O: Transmit data output at the falling edge and receive data input at the rising edge of the transfer clock 1: Transmit data output at the rising edge and receive data input at the falling edge of the transfer clock | R/W |
| b7 | UFORM | Transfer format select bit | 0: LSB first 1: MSB first | R/W |

Note:

21.2.5 **UARTi Transmit/Receive Control Register 1 (UiC1) (i = 0 or 1)**

Address 00A5h (U0C1), 0165h (U1C1)

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|-------|-------|----|----|----|----|
| Symbol | _ | _ | UiRRM | UilRS | RI | RE | TI | TE |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---------------------------------------|---------------------------------------|-----|
| b0 | TE | Transmit enable bit | 0: Transmission disabled | R/W |
| | | | 1: Transmission enabled | |
| b1 | TI | Transmit buffer empty flag | 0: Data present in the UiTB register | R |
| | | | 1: No data in the UiTB register | |
| b2 | RE | Receive enable bit | 0: Reception disabled | R/W |
| | | | 1: Reception enabled | |
| b3 | RI | Receive complete flag (1) | 0: No data in the UiRB register | R |
| | | | 1: Data present in the UiRB register | |
| b4 | UiIRS | UARTi transmit interrupt source | 0: Transmission buffer empty (TI = 1) | R/W |
| | | select bit | 1: Transmission completed (TXEPT = 1) | |
| b5 | UiRRM | UARTi continuous receive mode | 0: Continuous receive mode disabled | R/W |
| | | enable bit (2) | 1: Continuous receive mode enabled | |
| b6 | _ | Nothing is assigned. If necessary, se | t to 0. When read, the content is 0. | I — |
| b7 | _ | | | |

Notes:

- 1. The RI bit is set to 0 when the higher byte of the UiRB register is read.
- 2. In UART mode, set the UiRRM bit to 0 (continuous receive mode disabled).

^{1.} If the BRG count source is switched, set the UiBRG register again.

UARTi Receive Buffer Register (UiRB) (i = 0 or 1) 21.2.6

Address 00A7h to 00A6h (U0RB), 0167h to 0166h (U1RB)

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-----|-----|-----|-----|-----|-----|----|----|
| Symbol | _ | _ | | _ | | _ | _ | _ |
| After Reset | Χ | Χ | X | Х | Х | Х | Х | Х |
| | | | | | | | | |
| Bit | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 |
| Symbol | SUM | PER | FER | OER | _ | _ | _ | _ |
| After Reset | Χ | Х | Χ | Χ | Χ | Х | Χ | X |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|---|-----|
| b0 | _ | _ | Receive data (D7 to D0) | R |
| b1 | _ | | | |
| b2 | _ | | | |
| b3 | _ | | | |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |
| b8 | _ | _ | Receive data (D8) | R |
| b9 | _ | Nothing is assigned. If necessary, set to | 0. When read, the content is undefined. | _ |
| b10 | _ | | | |
| b11 | _ | | | |
| b12 | OER | Overrun error flag (1) | 0: No overrun error | R |
| | | | 1: Overrun error | |
| b13 | FER | Framing error flag (1) | 0: No framing error | R |
| | | | 1: Framing error | |
| b14 | PER | Parity error flag (1) | 0: No parity error | R |
| | | | 1: Parity error | |
| b15 | SUM | Error sum flag (1) | 0: No error | R |
| | | | 1: Error | |

Note:

- 1. Bits SUM, PER, FER, and OER are set to 0 (no error) when either of the following is set:
 - Bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled), or
 - The RE bit in the UiC1 register is set to 0 (reception disabled)

The SUM bit is set to 0 (no error) when all of bits PER, FER, and OER are set to 0 (no error).

Bits PER and FER are also set to 0 when the high-order byte of the UiRB register is read.

Always read the UiRB register in 16-bit units.

UARTO Pin Select Register (U0SR) 21.2.7

| Address | 0188h | | | | | | | |
|-------------|-------|----|----|----------|----|----------|----|----------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | _ | _ | CLK0SEL0 | _ | RXD0SEL0 | _ | TXD0SEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|----------|--|------------------------------------|-----|
| b0 | TXD0SEL0 | TXD0 pin select bit | 0: TXD0 pin not used | R/W |
| | | | 1: P1_4 assigned | |
| b1 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |
| b2 | RXD0SEL0 | RXD0 pin select bit | 0: RXD0 pin not used | R/W |
| | | | 1: P1_5 assigned | |
| b3 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |
| b4 | CLK0SEL0 | CLK0 pin select bit | 0: CLK0 pin not used | R/W |
| | | | 1: P1_6 assigned | |
| b5 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |
| b6 | _ | | | |
| b7 | _ | | | |

The UOSR register selects which pin is assigned to the UARTO I/O. To use the I/O pin for UARTO, set this register.

Set the UOSR register before setting the UARTO associated registers. Also, do not change the setting value in this register during UART0 operation.

21.2.8 **UART1 Pin Select Register (U1SR)**

Address 0189h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----------|----|----------|----|----------|
| Symbol | _ | _ | _ | CLK1SEL0 | _ | RXD1SEL0 | _ | TXD1SEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|----------|--|------------------------------------|-----|
| b0 | TXD1SEL0 | TXD1 pin select bit | 0: TXD1 pin not used | R/W |
| | | | 1: P0_1 assigned | |
| b1 | _ | Reserved bit | Set to 0. | R/W |
| b2 | RXD1SEL0 | RXD1 pin select bit | 0: RXD1 pin not used | R/W |
| | | | 1: P0_2 assigned | |
| b3 | _ | Reserved bit | Set to 0. | R/W |
| b4 | CLK1SEL0 | CLK1 pin select bit | 0: CLK1 pin not used | R/W |
| | | | 1: P0_3 assigned | |
| b5 | _ | Reserved bit | Set to 0. | R/W |
| b6 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |
| b7 | _ | | | |

The U1SR register selects which pin is assigned to the UART1 I/O. To use the I/O pin for UART1, set this register.

Set the U1SR register before setting the UART1 associated registers. Also, do not change the setting value in this register during UART1 operation.

21.3 Clock Synchronous Serial I/O Mode

In clock synchronous serial I/O mode, data is transmitted and received using a transfer clock. Table 21.2 lists the Clock Synchronous Serial I/O Mode Specifications. Table 21.3 lists the Registers Used and Settings in Clock Synchronous Serial I/O Mode (1).

Table 21.2 Clock Synchronous Serial I/O Mode Specifications

| Item | Specification |
|-------------------------------------|--|
| Transfer data format | Transfer data length: 8 bits |
| Transfer clocks | The CKDIR bit in the UiMR register is set to 0 (internal clock): fi/(2(n+1)) fi = f1, f8, f32, fC n = setting value in the UiBRG register: 00h to FFh The CKDIR bit is set to 1 (external clock): Input from the CLKi pin |
| Transmit start conditions | To start transmission, the following requirements must be met: (1) The TE bit in the UiC1 register is set to 1 (transmission enabled). The TI bit in the UiC1 register is set to 0 (data present in the UiTB register). |
| Receive start conditions | To start reception, the following requirements must be met: (1) The RE bit in the UiC1 register is set to 1 (reception enabled). The TE bit in the UiC1 register is set to 1 (transmission enabled). The TI bit in the UiC1 register is set to 0 (data present in the UiTB register). |
| Interrupt request generation timing | For transmission: One of the following can be selected. The UilRS bit is set to 0 (transmit buffer empty): When data is transferred from the UiTB register to the UARTi transmit register (at start of transmission). The UilRS bit is set to 1 (transmission completed): When data transmission from the UARTi transmit register is completed. For reception: When data is transferred from the UARTi receive register to the UiRB register (at completion of reception). |
| Error detection | Overrun error (2) This error occurs if the serial interface starts receiving the next unit of data before reading the UiRB register and receives the 7th bit of the next unit of data. |
| Selectable functions | CLK polarity selection Transfer data input/output can be selected to occur synchronously with the rising or the falling edge of the transfer clock. LSB first, MSB first selection Whether transmitting or receiving data begins with bit 0 or begins with bit 7 can be selected. Continuous receive mode selection Reception is enabled immediately by reading the UiRB register. |

i = 0 or 1 Notes:

- 1. When an external clock is selected, the requirements must be met in either of the following states:
 - The external clock is held high when the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock)
 - The external clock is held low when the CKPOL bit in the UiC0 register is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock)
- 2. If an overrun error occurs, the receive data (b0 to b8) in the UiRB register will be undefined. The IR bit in the SiRIC register remains unchanged.

Table 21.3 Registers Used and Settings in Clock Synchronous Serial I/O Mode (1)

| Register | Bit | Function | | | | |
|---------------------------|---|---|--|--|--|--|
| UiTB | b0 to b7 | Set data transmission. | | | | |
| UiRB | b0 to b7 | Receive data can be read. | | | | |
| | OER | Overrun error flag | | | | |
| UiBRG | b0 to b7 | Set a bit rate. | | | | |
| UiMR | SMD2 to SMD0 | Set to 001b. | | | | |
| | CKDIR | Select the internal clock or external clock. | | | | |
| UiC0 | CLK1, CLK0 | Select the count source for the UiBRG register. | | | | |
| | TXEPT | Transmit register empty flag | | | | |
| | NCH | Select TXDi pin output mode. | | | | |
| | CKPOL Select the transfer clock polarity. | | | | | |
| UFORM Select LSB first or | | Select LSB first or MSB first. | | | | |
| UiC1 | TE | Set to 1 to enable transmission/reception | | | | |
| | TI | Transmit buffer empty flag | | | | |
| | RE Set to 1 to enable reception. | | | | | |
| | Receive complete flag | | | | | |
| · | | Select the UARTi transmit interrupt source. | | | | |
| | UiRRM | Set to 1 to use continuous receive mode. | | | | |

i = 0 or 1

Note:

1. Set the bits not listed in this table to 0 when writing to the above registers in clock synchronous serial I/O mode.

Table 21.4 lists the I/O Pin Functions in Clock Synchronous Serial I/O Mode.

After UARTi (i = 0 or 1) operating mode is selected, the TXDi pin outputs a "H" level until transfer starts. (If the NCH bit is set to 1 (N-channel open-drain output), this pin is in the high-impedance state.)

I/O Pin Functions in Clock Synchronous Serial I/O Mode **Table 21.4**

| Pin Name | Function | Selection Method |
|-------------|-----------------------|---|
| TXD0 (P1_4) | Serial data output | TXD0SEL0 bit in U0SR register = 1 |
| | | For reception only: |
| | | P1_4 can be used as a port by setting TXD0SEL0 bit = 0. |
| RXD0 (P1_5) | Serial data input | RXD0SEL0 bit in U0SR register = 1 |
| | | PD1_5 bit in PD1 register = 0 |
| | | For transmission only: |
| | | P1_5 can be used as a port by setting RXD0SEL0 bit = 0. |
| CLK0 (P1_6) | Transfer clock output | CLK0SEL0 bit in U0SR register = 1 |
| | | CKDIR bit in U0MR register = 0 |
| | Transfer clock input | CLK0SEL0 bit in U0SR register = 1 |
| | | CKDIR bit in U0MR register = 1 |
| | | PD1_6 bit in PD1 register = 0 |
| TXD1 (P0_1) | Serial data output | TXD1SEL0 bit in U1SR register = 1 |
| | | For reception only: |
| | | P0_1 can be used as a port by setting TXD1SEL0 bit = 0. |
| RXD1 (P0_2) | Serial data input | RXD1SEL0 bit in U1SR register = 1 |
| | | PD0_2 bit in PD0 register = 0 |
| | | For transmission only: |
| | | P0_2 can be used as a port by setting RXD1SEL0 bit = 0. |
| CLK1 (P0_3) | Transfer clock output | CLK1SEL0 bit in U1SR register = 1 |
| | | CKDIR bit in U1MR register = 0 |
| | Transfer clock input | CLK1SEL0 bit in U1SR register = 1 |
| | | CKDIR bit in U1MR register = 1 |
| | | PD0_3 bit in PD0 register = 0 |




Figure 21.3 Transmit and Receive Timing in Clock Synchronous Serial I/O Mode

21.3.1 Polarity Select Function

Figure 21.4 shows the Transfer Clock Polarity. Use the CKPOL bit in the UiC0 (i = 0 or 1) register to select the transfer clock polarity.




Figure 21.4 Transfer Clock Polarity

21.3.2 LSB First/MSB First Select Function

Figure 21.5 shows the Transfer Format. Use the UFORM bit in the UiC0 (i = 0 to 1) register to select the transfer format.




Figure 21.5 Transfer Format

R8C/33A Group

Continuous Receive Mode 21.3.3

Continuous receive mode is selected by setting the UiRRM bit in the UiC1 register (i = 0 or 1) to 1 (continuous receive mode enabled). In this mode, reading the UiRB register sets the TI bit in the UiC1 register to 0 (data present in the UiTB register). If the UiRRM bit is set to 1, do not write dummy data to the UiTB register by a program.

Clock Asynchronous Serial I/O (UART) Mode 21.4

The UART mode allows data transmission and reception after setting the desired bit rate and transfer data format. Table 21.5 lists the UART Mode Specifications. Table 21.6 lists the Registers Used and Settings in UART Mode.

Table 21.5 UART Mode Specifications

| Item | Specification |
|---|---|
| Transfer data formats | Character bits (transfer data): Selectable among 7, 8 or 9 bits |
| | • Start bit: 1 bit |
| | Parity bit: Selectable among odd, even, or none |
| | Stop bits: Selectable among 1 or 2 bits |
| Transfer clocks | • The CKDIR bit in the UiMR register is set to 0 (internal clock): fj/(16(n+1)) |
| | fj = f1, f8, f32, fC n = setting value in the UiBRG register: 00h to FFh |
| | • The CKDIR bit is set to 1 (external clock): fEXT/(16(n+1)) |
| | fEXT: Input from the CLKi pin, |
| To a series to a to a to a series Richard | n = setting value in the UiBRG register: 00h to FFh |
| Transmit start conditions | • To start transmission, the following requirements must be met: |
| | - The TE bit in the UiC1 register is set to 1 (transmission enabled). |
| | - The TI bit in the UiC1 register is set to 0 (data present in the UiTB |
| David and an allifornia | register). |
| Receive start conditions | • To start reception, the following requirements must be met: |
| | - The RE bit in the UiC1 register is set to 1 (reception enabled) Start bit detection |
| Into much as accept | |
| Interrupt request | • For transmission: One of the following can be selected. |
| generation timing | - The UiIRS bit is set to 0 (transmit buffer empty): |
| | When data is transferred from the UiTB register to the UARTi transmit |
| | register (at start of transmission). - The UiIRS bit is set to 1 (transfer completed): |
| | When data transmission from the UARTi transmit register is completed. |
| | • For reception: |
| | When data is transferred from the UARTi receive register to the UiRB |
| | register (at completion of reception). |
| Error detection | Overrun error (1) |
| End detection | |
| | This error occurs if the serial interface starts receiving the next unit of data before reading the UiRB register and receive the bit one before the last |
| | stop bit of the next unit of data. |
| | Framing error |
| | This error occurs when the set number of stop bits is not detected. |
| | Parity error |
| | This error occurs when parity is enabled, and the number of 1's in the |
| | parity and character bits do not match the set number of 1's. |
| | • Error sum flag |
| | This flag is set is set to 1 if an overrun, framing, or parity error occurs. |
| | The hag is set is set to 1 if an eventuri, framing, or parity effort decords. |

i = 0 or 1

Note:

1. If an overrun error occurs, the receive data (b0 to b8) in the UiRB register will be undefined. The IR bit in the SiRIC register remains unchanged.

Table 21.6 Registers Used and Settings in UART Mode

| Register | Bit | Function | | | | | | |
|----------|-----------------|--|--|--|--|--|--|--|
| UiTB | b0 to b8 | Set transmit data. (1) | | | | | | |
| UiRB | b0 to b8 | Receive data can be read. (2) | | | | | | |
| | OER,FER,PER,SUM | Error flag | | | | | | |
| UiBRG | b0 to b7 | Set to 100h when transfer data is 7 hits long | | | | | | |
| UiMR | SMD2 to SMD0 | Set to 100b when transfer data is 7 bits long. | | | | | | |
| | | Set to 101b when transfer data is 8 bits long. | | | | | | |
| | | Set to 110b when transfer data is 9 bits long. | | | | | | |
| | CKDIR | Select the internal clock or external clock. | | | | | | |
| | STPS | Select the stop bit. | | | | | | |
| | PRY, PRYE | Select whether parity is included and whether odd or even. | | | | | | |
| UiC0 | CLK0, CLK1 | Select the count source for the UiBRG register. | | | | | | |
| | TXEPT | Transmit register empty flag | | | | | | |
| | NCH | Select TXDi pin output mode. | | | | | | |
| | CKPOL | Set to 0. | | | | | | |
| | UFORM | Select LSB first or MSB first when transfer data is 8 bits long. | | | | | | |
| | | Set to 0 when transfer data is 7 bits or 9 bits long. | | | | | | |
| UiC1 | TE | Set to 1 to enable transmission. | | | | | | |
| | TI | Transmit buffer empty flag | | | | | | |
| | RE | Set to 1 to enable reception. | | | | | | |
| | RI | Receive complete flag | | | | | | |
| | UilRS | Select the UARTi transmit interrupt source. | | | | | | |
| | UiRRM | Set to 0. | | | | | | |

i = 0 or 1

Notes:

- 1. The bits used for transmission/receive data are as follows:
 - Bits b0 to b6 when transfer data is 7 bits long
 - Bits b0 to b7 when transfer data is 8 bits long
 - Bits b0 to b8 when transfer data is 9 bits long
- 2. The contents of the following are undefined:
 - Bits 7 and 8 when the transfer data is 7 bits long
 - Bit 8 when the transfer data is 8 bits long

Table 21.7 lists the I/O Pin Functions in UART Mode.

After the UARTi (i = 0 to 1) operating mode is selected, the TXDi pin outputs a "H" level until transfer starts. (If the NCH bit is set to 1 (N-channel open-drain output), this pin is in the high-impedance state.)

Table 21.7 I/O Pin Functions in UART Mode

| Pin name | Function | Selection Method | | | |
|-------------|-----------------------|---|--|--|--|
| TXD0 (P1_4) | Serial data output | TXD0SEL0 bit in U0SR register = 1 | | | |
| | | For reception only: | | | |
| | | P1_4 can be used as a port by setting TXD0SEL0 bit = 0. | | | |
| RXD0 (P1_5) | Serial data input | RXD0SEL0 bit in U0SR register = 1 | | | |
| | | PD1_5 bit in PD1 register = 0 | | | |
| | | For transmission only: | | | |
| | | P1_5 can be used as a port by setting RXD0SEL0 bit = 0. | | | |
| CLK0 (P1_6) | Programmable I/O port | CLK0SEL0 bit in U0SR register = 0 (CLK0 pin not used) | | | |
| | Transfer clock input | CLK0SEL0 bit in U0SR register = 1 | | | |
| | | CKDIR bit in U0MR register = 1 | | | |
| | | PD1_6 bit in PD1 register = 0 | | | |
| TXD1 (P0_1) | Serial data output | TXD1SEL0 bit in U1SR register = 1 | | | |
| | | For reception only: | | | |
| | | P0_1 can be used as a port by setting TXD1SEL0 bit = 0. | | | |
| RXD1 (P0_2) | Serial data input | RXD1SEL0 bit in U1SR register = 1 | | | |
| | | PD0_2 bit in PD0 register = 0 | | | |
| | | For transmission only: | | | |
| | | P0_2 can be used as a port by setting RXD1SEL0 bit = 0. | | | |
| CLK1 (P0_3) | Programmable I/O port | CLK1SEL0 bit in U1SR register = 0 | | | |
| | | (CLK1 pin not used) | | | |
| | Transfer clock input | CLK1SEL0 bit in U1SR register = 1 | | | |
| | | CKDIR bit in U1MR register = 1 | | | |
| | | PD0_3 bit in PD0 register = 0 | | | |




Figure 21.6 **Transmit Timing in UART Mode**




Figure 21.7 Receive Timing in UART Mode

21.4.1 Bit Rate

In UART mode, the bit rate is the frequency divided by the UiBRG (i = 0 or 1) register and divided by 16.

UART mode

• Internal clock selected

Setting value in UiBRG register = $\frac{fj}{Bit Rate \times 16} - 1$ fj: Count source frequency of UiBRG register (f1, f8, f32, or fC)

• External clock selected

Setting value in UiBRG register = $\frac{fEXT}{Bit Rate \times 16} - 1$ fEXT: Count source frequency of UiBRG register (external clock) i = 0 or 1

Figure 21.8 Formula for Calculating Setting Value in UiBRG (i = 0 or 1) Register

Table 21.8 Bit Rate Setting Example in UART Mode (Internal Clock Selected)

| | UiBRG | System Clock = 20 MHz | | | System Clock = 18.432 MHz (1) | | | System Clock = 8 MHz | | |
|-------------------|-----------------|---------------------------|-------------------|-------------------------|-------------------------------|-------------------|-------------------------|---------------------------|-------------------------|-------------------------|
| Bit Rate (bps) | Count Source | UiBRG Setting Value | Actual Time (bps) | Setting Error (%) | UiBRG Setting Value | Actual Time (bps) | Setting Error (%) | UiBRG Setting Value | Actual Time (bps) | Setting Error (%) |
| 1200 | f8 | 129 (81h) | 1201.92 | 0.16 | 119 (77h) | 1200.00 | 0.00 | 51 (33h) | 1201.92 | 0.16 |
| 2400 | f8 | 64 (40h) | 2403.85 | 0.16 | 59 (3Bh) | 2400.00 | 0.00 | 25 (19h) | 2403.85 | 0.16 |
| 4800 | f8 | 32 (20h) | 4734.85 | -1.36 | 29 (1Dh) | 4800.00 | 0.00 | 12 (0Ch) | 4807.69 | 0.16 |
| 9600 | f1 | 129 (81h) | 9615.38 | 0.16 | 119 (77h) | 9600.00 | 0.00 | 51 (33h) | 9615.38 | 0.16 |
| 14400 | f1 | 86 (56h) | 14367.82 | -0.22 | 79 (4Fh) | 14400.00 | 0.00 | 34 (22h) | 14285.71 | -0.79 |
| 19200 | f1 | 64 (40h) | 19230.77 | 0.16 | 59 (3Bh) | 19200.00 | 0.00 | 25 (19h) | 19230.77 | 0.16 |
| 28800 | f1 | 42 (2Ah) | 29069.77 | 0.94 | 39 (27h) | 28800.00 | 0.00 | 16 (10h) | 29411.76 | 2.12 |
| 38400 | f1 | 32 (20h) | 37878.79 | -1.36 | 29 (1Dh) | 38400.00 | 0.00 | 12 (0Ch) | 38461.54 | 0.16 |
| 57600 | f1 | 21 (15h) | 56818.18 | -1.36 | 19 (13h) | 57600.00 | 0.00 | 8 (08h) | 55555.56 | -3.55 |
| 115200 | f1 | 10 (0Ah) | 113636.36 | -1.36 | 9 (09h) | 115200.00 | 0.00 | - | _ | _ |

i = 0 or 1 Note:

For the high-speed on-chip oscillator, the correction value in the FRA4 register should be written into the FRA1 register and the correction value in the FRA5 register should be written into the FRA3 register.
 This applies when the high-speed on-chip oscillator is selected as the system clock and bits FRA22 to FRA20 in the FRA2 register are set to 000b (divide-by-2 mode). For the precision of the high-speed on-chip oscillator, refer to 33. Electrical Characteristics.

21.5 Notes on Serial Interface (UARTi (i = 0 or 1))

• When reading data from the UiRB (i = 0 or 1) register either in clock synchronous serial I/O mode or in clock asynchronous serial I/O mode, always read data in 16-bit units.

When the high-order byte of the UiRB register is read, bits PER and FER in the UiRB register and the RI bit in the UiC1 register are set to 0.

To check receive errors, read the UiRB register and then use the read data.

Program example to read the receive buffer register:

MOV.W 00A6H,R0 ; Read the U0RB register

• When writing data to the UiTB register in clock asynchronous serial I/O mode with 9-bit transfer data length, write data to the high-order byte first and then the low-order byte, in 8-bit units.

Program example to write to the transmit buffer register:

MOV.B #XXH,00A3H ; Write to the high-order byte of the U0TB register MOV.B #XXH,00A2H ; Write to the low-order byte of the U0TB register

22. Serial Interface (UART2)

The serial interface consists of three channels, UART0 to UART2. This chapter describes the UART2.

22.1 Overview

UART2 has a dedicated timer to generate a transfer clock and operate independently.

Figure 22.1 shows a UART2 Block Diagram. Figure 22.2 shows a Block Diagram of UART2 Transmit/Receive Unit. Table 22.1 lists the Pin Configuration of UART2.

UART2 has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode)
- Special mode 1 (I²C mode)
- Multiprocessor communication function




Figure 22.1 **UART2 Block Diagram**




Figure 22.2 Block Diagram of UART2 Transmit/Receive Unit

Table 22.1 Pin Configuration of UART2

| Pin Name | Assigned Pin | I/O | Function |
|----------|---------------------|--------|---------------------------------|
| TXD2 | P3_4 or P3_7 | Output | Serial data output |
| RXD2 | P3_4, P3_7, or P4_5 | Input | Serial data input |
| CLK2 | P3_5 | I/O | Transfer clock I/O |
| CTS2 | P3_3 | Input | Transmit control input |
| RTS2 | P3_3 | Output | Receive control input |
| SCL2 | P3_4, P3_7, or P4_5 | I/O | I ² C mode clock I/O |
| SDA2 | P3_4 or P3_7 | I/O | I ² C mode data I/O |

22.2 **Registers**

UART2 Transmit/Receive Mode Register (U2MR) 22.2.1

Address 00A8h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-------|------|-----|------|-------|------|------|------|
| Symbol | IOPOL | PRYE | PRY | STPS | CKDIR | SMD2 | SMD1 | SMD0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|----------------|----------------------|------------------------------------|---|-------------------|
| b0 b1 b2 | SMD0 SMD1 SMD2 | Serial I/O mode select bit | b2 b1 b0 0 0 0: Serial interface disabled 0 0 1: Clock synchronous serial I/O mode 0 1 0: I ² C mode 1 0 0: UART mode, transfer data 7 bits long 1 0 1: UART mode, transfer data 8 bits long 1 1 0: UART mode, transfer data 9 bits long Other than above: Do not set. | R/W R/W R/W |
| b3 | CKDIR | Internal/external clock select bit | 0: Internal clock 1: External clock | R/W |
| b4 | STPS | Stop bit length select bit | 0: One stop bit 1: Two stop bits | R/W |
| b5 | PRY | Odd/even parity select bit | Enabled when PRYE = 1 0: Odd parity 1: Even parity | R/W |
| b6 | PRYE | Parity enable bit | Parity disabled Parity enabled | R/W |
| b7 | IOPOL | TXD, RXD I/O polarity switch bit | 0: Not inverted 1: Inverted | R/W |

22.2.2 **UART2 Bit Rate Register (U2BRG)**

Address 00A9h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|-------------|----|----|----|----|----|----|----|----|---|
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ | 1 |
| After Reset | Х | Х | Х | Х | Х | Х | Х | Х | • |

| Bit | Function | Setting Range | R/W |
|----------|---|---------------|-----|
| b7 to b0 | If the setting value is n, U2BRG divides the count source by n+1. | 00h to FFh | W |

Write to the U2BRG register while transmission and reception stop.

Use the MOV instruction to write to this register.

Set bits CLK1 to CLK0 in the U2C0 register before writing to the U2BRG register.

UART2 Transmit Buffer Register (U2TB) 22.2.3

| Address C | 00ABh to 0 | 00AAh | | | | | | | |
|-------------|------------|-------|-----|-----|-----|-----|----|------|---|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ | ĺ |
| After Reset | Х | Х | Х | Х | Х | Х | Х | Х | |
| | | | | | | | | | |
| Bit | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | |
| Symbol | _ | _ | _ | _ | _ | _ | _ | MPTB | ĺ |
| After Reset | Χ | Х | Х | Х | Х | Х | Х | Х | |


| Bit | Symbol | Function | R/W |
|-----|--------|---|-----|
| b0 | _ | Transmit data (D7 to D0) | W |
| b1 | _ | | |
| b2 | _ | | |
| b3 | _ | | |
| b4 | _ | | |
| b5 | _ | | |
| b6 | _ | | |
| b7 | _ | | |
| b8 | MPTB | Transmit data (D8) ⁽¹⁾ [When the multiprocessor communication function is not used] Transmit data (D8) [When the multiprocessor communication function is used] • To transfer an ID, set the MPTB bit to 1. • To transfer data, set the MPTB bit to 0. | W |
| b9 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | |
| b10 | | | |
| b11 | | | |
| b12 | | | |
| b13 | | | |
| b14 | | | |
| b15 | _ | | |

Note:

1. Set bits b0 to b7 after setting the MPTB bit.

22.2.4 UART2 Transmit/Receive Control Register 0 (U2C0)

Address 00ACh




| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--------------------------------|---|-----|
| b0 | CLK0 | U2BRG count source | 0 0: f1 selected | R/W |
| b1 | CLK1 | select bit (1) | 0 1: f8 selected | R/W |
| | | | 1 0: f32 selected | |
| | | | 1 1: fC selected | |
| b2 | CRS | CTS/RTS function select bit | Enabled when CRD = 0 | R/W |
| | | | 0: CTS function selected | |
| | | | 1: RTS function selected | |
| b3 | TXEPT | Transmit register empty flag | 0: Data present in the transmit register | R |
| | | | (transmission in progress) | |
| | | | 1: No data in the transmit register | |
| | | | (transmission completed) | |
| b4 | CRD | CTS/RTS disable bit | 0: CTS/RTS function enabled | R/W |
| | | | 1: CTS/RTS function disabled | |
| b5 | NCH | Data output select bit | 0: Pins TXD2/SDA2, SCL2 set to CMOS output | R/W |
| | | | 1: Pins TXD2/SDA2, SCL2 set to N-channel open-drain | |
| | | | output | |
| b6 | CKPOL | CLK polarity select bit | 0: Transmit data output at the falling edge and receive | R/W |
| | | | data input at the rising edge of the transfer clock | |
| | | | 1: Transmit data output at the rising edge and receive | |
| | | | data input at the falling edge of the transfer clock | |
| b7 | UFORM | Transfer format select bit (2) | 0: LSB first | R/W |
| | | | 1: MSB first | |

Notes:

- 1. If bits CLK1 to CLK0 are switched, set the U2BRG register again.
- 2. The UFORM bit is enabled when bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous serial I/O mode), or set to 101b (UART mode, transfer data 8 bits long).

Set the UFORM bit to 1 when bits SMD2 to SMD0 are set to 010b (I²C mode), and to 0 when bits SMD2 to SMD0 are set to 100b (UART mode, transfer data 7 bits long) or 110b (UART mode, transfer data 9 bits long).

UART2 Transmit/Receive Control Register 1 (U2C1) 22.2.5



| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|---|-----|
| b0 | TE | Transmit enable bit | 0: Transmission disabled 1: Transmission enabled | R/W |
| b1 | TI | Transmit buffer empty flag | Data present in the U2TB register No data in the U2TB register | R |
| b2 | RE | Receive enable bit | Reception disabled Reception enabled | R/W |
| b3 | RI | Receive complete flag | No data in the U2RB register Data present in the U2RB register | R |
| b4 | U2IRS | UART2 transmit interrupt source select bit | 0: Transmit buffer empty (TI = 1) 1: Transmission completed (TXEPT = 1) | R/W |
| b5 | U2RRM | UART2 continuous receive mode enable bit | O: Continuous receive mode disabled Continuous receive mode enabled | R/W |
| b6 | U2LCH | Data logic select bit (1) | 0: Not inverted 1: Inverted | R/W |
| b7 | U2ERE | Error signal output enable bit | 0: Output disabled 1: Output enabled | R/W |

Note:

1. The U2LCH bit is enabled when bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous serial I/O mode), 100b (UART mode, transfer data 7 bits long), or 101b (UART mode, transfer data 8 bits long). Set the U2LCH bit to 0 when bits SMD2 to SMD0 are set to 010b (I2C mode) or 110b (UART mode, transfer data 9 bits long).

22.2.6 **UART2** Receive Buffer Register (U2RB)

| Address | 00AFh to (| 00AEh | | | | | | |
|-------------|------------|-------|-----|-----|-----|-----|----|------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ |
| After Reset | Х | Χ | Χ | Χ | Х | Χ | Χ | Х |
| | | | | | | | | |
| Bit | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 |
| Symbol | SUM | PER | FER | OER | ABT | _ | _ | MPRB |
| After Reset | Χ | Χ | Χ | Х | Χ | Χ | Х | X |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|-----------------------------------|---|-----|
| b0 | _ | _ | Receive data (D7 to D0) | R |
| b1 | _ | 1 | | |
| b2 | _ | | | |
| b3 | _ | | | |
| b4 | _ | | | |
| b5 | _ | 1 | | |
| b6 | _ | 1 | | |
| b7 | _ | 1 | | |
| b8 | MPRB | | Receive data (D8) (2) [When the multiprocessor communication function is not used] Receive data (D8) [When the multiprocessor communication function is used] • When the MPRB bit is set to 0, received D0 to D7 are data fields. • When the MPRB bit is set to 1, received D0 to D7 are ID fields. | R |
| b9 | _ | Nothing is assigned. If necessary | y, set to 0. When read, the content is 0. | _ |
| b10 | _ | | | |
| b11 | ABT | Arbitration lost detect flag (1) | 0: Not detected (Won) 1: Detected (Lost) | R |
| b12 | OER | Overrun error flag (2) | 0: No overrun error 1: Overrun error | R |
| b13 | FER | Framing error flag (2, 3) | 0: No framing error 1: Framing error | R |
| b14 | PER | Parity error flag (2, 3) | 0: No parity error 1: Parity error | R |
| b15 | SUM | Error sum flag (2, 3) | 0: No error 1: Error | R |

Notes:

- 1. The ABT bit is set to 0 by writing 0 by a program. (Writing 1 has no effect.)
- 2. When bits SMD2 to SMD0 in the U2MR register are set to 000b (serial interface disabled) or the RE bit in the U2C1 register is set to 0 (reception disabled), all of bits SUM, PER, FER, and OER are set to 0 (no error). The SUM bit is set to 0 (no error) when all of bits PER, FER, and OER are set to 0 (no error). Bits PER and FER are set to 0 by reading the lower byte of the U2RB register.
- 3. These error flags are disabled when bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous serial I/O mode) or to 010b (I²C mode). When read, the content is undefined.

UART2 Digital Filter Function Select Register (URXDF) 22.2.7

| Address (| 00B0h | | | | | | | | |
|-------------|-------|----|----|----|----|-------|----|----|---|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | _ | _ | | _ | | DF2EN | _ | _ | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | _ |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|--|-----|
| b0 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 0. | _ |
| b1 | _ | | | |
| b2 | DF2EN | RXD2 digital filter enable bit ⁽¹⁾ | RXD2 digital filter disabled RXD2 digital filter enabled | R/W |
| b3 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 0. | _ |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Note:

1. The RXD2 digital filter can be used only in clock asynchronous serial I/O (UART) mode. When bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous serial I/O mode) or 010b (I2C mode), set the DF2EN bit to 0 (RXD2 digital filter disabled).

22.2.8 **UART2 Special Mode Register 5 (U2SMR5)**

| Address (| 00BBh | | | | | | | | |
|-------------|-------|----|----|------|----|----|----|----|---|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | _ | _ | _ | MPIE | _ | _ | _ | MP | 1 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | _ |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|---|-----|
| b0 | MP | Multiprocessor communication | 0: Multiprocessor communication disabled | R/W |
| | | enable bit | 1: Multiprocessor communication enabled (1) | |
| b1 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |
| b2 | _ | | | |
| b3 | _ | | | |
| b4 | MPIE | Multiprocessor communication control bit | This bit is enabled when the MP bit is set to 1 (multiprocessor communication enabled). When the MPIE bit is set to 1, the following will result: Receive data in which the multiprocessor bit is 0 is ignored. Setting of the RI bit in the U2C1 register and bits OER and FER in the U2RB register to 1 is disabled. On receiving receive data in which the multiprocessor bit is 1, the MPIE bit is set to 0 and receive operation other than multiprocessor communication is performed. | R/W |
| b5 | | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |
| b6 | _ | | | |
| b7 | _ | Reserved bit | Set to 0. | R/W |

1. When the MP bit is set to 1 (multiprocessor communication enabled), the settings of bits PRY and PRYE in the U2MR register are disabled. If bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous serial I/O mode), set the MP bit to 0 (multiprocessor communication disabled).

UART2 Special Mode Register 4 (U2SMR4) 22.2.9

| Address | 00BCh | |
|---------|-------|--|
| Rit | h7 | |

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|-------------|------|-------|------|------|---------|--------|---------|--------|--|
| Symbol | SWC9 | SCLHI | ACKC | ACKD | STSPSEL | STPREQ | RSTAREQ | STAREQ | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|---------|---|---|-----|
| b0 | STAREQ | Start condition generate bit ⁽¹⁾ | 0: Clear 1: Start | R/W |
| b1 | RSTAREQ | Restart condition generate bit (1) | 0: Clear 1: Start | R/W |
| b2 | STPREQ | Stop condition generate bit (1) | 0: Clear 1: Start | R/W |
| b3 | STSPSEL | SCL, SDA output select bit | Start and stop conditions not output Start and stop conditions output | R/W |
| b4 | ACKD | ACK data bit | 0: ACK 1: NACK | R/W |
| b5 | ACKC | ACK data output enable bit | Serial interface data output ACK data output | R/W |
| b6 | SCLHI | SCL output stop enable bit | 0: Disabled 1: Enabled | R/W |
| b7 | SWC9 | SCL wait bit 3 | 0: SCL "L" hold disabled 1: SCL "L" hold enabled | R/W |

Note:

22.2.10 UART2 Special Mode Register 3 (U2SMR3)

Address 00BDh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-----|-----|-----|----|------|----|------|----|
| Symbol | DL2 | DL1 | DL0 | _ | NODC | _ | CKPH | _ |
| After Reset | 0 | 0 | 0 | Х | 0 | Х | 0 | X |

| Bit | Symbol | Bit Name | Function | R/W | | | | |
|-----|----------|--|---|-----|--|--|--|--|
| b0 | _ | Nothing is assigned. If necessary, set | o 0. When read, the content is undefined. | _ | | | | |
| b1 | CKPH | Clock phase set bit | 0: No clock delay | R/W | | | | |
| | | | 1: With clock delay | | | | | |
| b2 | _ | Nothing is assigned. If necessary, set | Nothing is assigned. If necessary, set to 0. When read, the content is undefined. | | | | | |
| b3 | NODC | Clock output select bit | 0: CLK2 set to CMOS output | R/W | | | | |
| | | | 1: CLK2 set to N-channel open-drain output | | | | | |
| b4 | <u> </u> | Nothing is assigned. If necessary, set | o 0. When read, the content is undefined. | _ | | | | |
| b5 | DL0 | SDA2 digital delay setup bit (1, 2) | b7 b6 b5 | R/W | | | | |
| b6 | DL1 | 1 | 0 0 0: No delay 0 0 1: 1 to 2 cycle(s) of U2BRG count source | R/W | | | | |
| b7 | DL2 | 1 | 0 1 0: 2 to 3 cycles of U2BRG count source | R/W | | | | |
| | | | 0 1 1: 3 to 4 cycles of U2BRG count source | | | | | |
| | | | 1 0 0: 4 to 5 cycles of U2BRG count source | | | | | |
| | | | 1 0 1: 5 to 6 cycles of U2BRG count source | | | | | |
| | | | 1 1 0: 6 to 7 cycles of U2BRG count source | | | | | |
| | | | 1 1 1: 7 to 8 cycles of U2BRG count source | | | | | |

- 1. Bits DL2 to DL0 are used to generate a delay in SDA2 output digitally in I2C mode. In other than I2C mode, set these bits to 000b (no delay).
- 2. The amount of delay varies with the load on pins SCL2 and SDA2. When an external clock is used, the amount of delay increases by about 100 ns.

^{1.} This bit is set to 0 when each condition is generated.

22.2.11 UART2 Special Mode Register 2 (U2SMR2)

Address 00BEh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|------|------|------|-----|-----|-----|-------|
| Symbol | _ | SDHI | SWC2 | STAC | ALS | SWC | CSC | IICM2 |
| After Reset | Χ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|------------------------------------|---|-----|
| b0 | IICM2 | I ² C mode select bit 2 | Refer to Table 22.12 I ² C Mode Functions. | R/W |
| b1 | CSC | Clock synchronization bit | 0: Disabled | R/W |
| | | | 1: Enabled | |
| b2 | SWC | SCL wait output bit | 0: Disabled | R/W |
| | | | 1: Enabled | |
| b3 | ALS | SDA output stop bit | 0: Disabled | R/W |
| | | | 1: Enabled | |
| b4 | STAC | UART2 initialization bit | 0: Disabled | R/W |
| | | | 1: Enabled | |
| b5 | SWC2 | SCL wait output bit 2 | 0: Transfer clock | R/W |
| | | | 1: "L" output | |
| b6 | SDHI | SDA output disable bit | 0: Enabled | R/W |
| | | | 1: Disabled (high-impedance) | |
| b7 | _ | Nothing is assigned. If necessary, | set to 0. When read, the content is undefined. | |

22.2.12 UART2 Special Mode Register (U2SMR)

Address 00BFh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|-------------|----|-----|------|-------|----|-----|-----|------|---|
| Symbol | _ | SSS | ACSE | ABSCS | _ | BBS | ABC | IICM | |
| After Reset | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | • |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--|-----|
| b0 | IICM | I ² C mode select bit | 0: Other than I ² C mode | R/W |
| | | | 1: I ² C mode | |
| b1 | ABC | Arbitration lost detect flag control bit | 0: Update per bit | R/W |
| | | | 1: Update per byte | |
| b2 | BBS | Bus busy flag ⁽¹⁾ | 0: Stop condition detected | R/W |
| | | | 1: Start condition detected (busy) | |
| b3 | _ | Reserved bit | Set to 0. | R/W |
| b4 | ABSCS | Bus collision detect sampling clock | 0: Rising edge of transfer clock | R/W |
| | | select bit | 1: Underflow signal of Timer RA (2) | |
| b5 | ACSE | Auto clear function select bit of | 0: No auto clear function | R/W |
| | | transmit enable bit | 1: Auto clear at bus collision occurrence | |
| b6 | SSS | Transmit start condition select bit | 0: Not synchronized to RXD2 | R/W |
| | | | 1: Synchronized to RXD2 (2) | |
| b7 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is undefined. | |

Notes:

- 1. The BBS bit is set to 0 by writing 0 by a program (Writing 1 has no effect).
- 2. When a transfer begins, the SSS bit is set to 0 (not synchronized to RXD2).

22.2.13 UART2 Pin Select Register 0 (U2SR0)

| Address | 018Ah | | | | | | | |
|-------------|-------|----|----------|----------|----|----|----------|----------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | | RXD2SEL1 | RXD2SEL0 | _ | _ | TXD2SEL1 | TXD2SEL0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W | |
|----------|----------------------|---|---|------------|--|
| b0 b1 | TXD2SEL0 TXD2SEL1 | TXD2/SDA2 pin select bit | 0 0: TXD2/SDA2 pin not used 0 1: P3_7 assigned 1 0: P3_4 assigned 1 1: Do not set. | R/W R/W | |
| b2 | _ | Reserved bit | Set to 0. | R/W | |
| b3 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | | |
| b4 b5 | RXD2SEL0 RXD2SEL1 | RXD2/SCL2 pin select bit | 0 0: RXD2/SCL2 pin not used 0 1: P3_4 assigned 1 0: P3_7 assigned 1 1: P4_5 assigned | R/W R/W | |
| b6 | _ | Reserved bit | Set to 0. | R/W | |
| b7 | | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | | |

The U2SR0 register selects which pin is assigned to the UART2 I/O. To use the I/O pin for UART2, set this register.

Set the U2SR0 register before setting the UART2 associated registers. Also, do not change the setting value in this register during UART2 operation.

22.2.14 UART2 Pin Select Register 1 (U2SR1)

Address 018Bh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|------------|----|----|----|----------|----|----|----|----------|
| Symbol | _ | _ | _ | CTS2SEL0 | _ | _ | _ | CLK2SEL0 |
| fter Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|----------|---|---------------------------|-----|
| b0 | CLK2SEL0 | CLK2 pin select bit | 0: CLK2 pin not used | R/W |
| | | | 1: P3_5 assigned | |
| b1 | _ | Reserved bit | Set to 0. | R/W |
| b2 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | |
| b3 | _ | | | |
| b4 | CTS2SEL0 | CTS2/RTS2 pin select bit | 0: CTS2/RTS2 pin not used | R/W |
| | | · | 1: P3_3 assigned | |
| b5 | _ | Reserved bit | Set to 0. | R/W |
| b6 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | |
| b7 | _ | Reserved bit | Set to 0. | R/W |

The U2SR1 register selects which pin is assigned to the UART2 I/O. To use the I/O pin for UART2, set this

Set the U2SR1 register before setting the UART2 associated registers. Also, do not change the setting value in this register during UART2 operation.

22.3 Clock Synchronous Serial I/O Mode

In clock synchronous serial I/O mode, data is transmitted and received using a transfer clock. Table 22.2 lists the Clock Synchronous Serial I/O Mode Specifications. Table 22.3 lists the Registers Used and Settings in Clock Synchronous Serial I/O Mode.

Table 22.2 Clock Synchronous Serial I/O Mode Specifications

| Item | Specification | | | |
|-------------------------------------|--|--|--|--|
| Transfer data format | Transfer data length: 8 bits | | | |
| Transfer clock | • The CKDIR bit in the U2MR register is set to 0 (internal clock): fj/(2(n+1)) fj = f1, f8, f32, fC n = setting value in the U2BRG register: 00h to FFh • The CKDIR bit is set to 1 (external clock): Input from the CLK2 pin | | | |
| Transmit/receive control | Selectable from the CTS function, RTS function, or CTS/RTS function disabled. | | | |
| Transmit start conditions | To start transmission, the following requirements must be met: (1) • The TE bit in the U2C1 register is set to 1 (transmission enabled) • The TI bit in the U2C1 register is set to 0 (data present in the U2TB register) • If the CTS function is selected, input to the CTS2 pin = "L". | | | |
| Receive start conditions | To start reception, the following requirements must be met: (1) • The RE bit in the U2C1 register is set to 1 (reception enabled). • The TE bit in the U2C1 register is set to 1 (transmission enabled). • The TI bit in the U2C1 register is set to 0 (data present in the U2TB register). | | | |
| Interrupt request generation timing | For transmission, one of the following conditions can be selected. • The U2IRS bit in the U2C1 register is set to 0 (transmit buffer empty): When data is transferred from the U2TB register to the UART2 transmit register (at start of transmission). • The U2IRS bit is set to 1 (transmission completed): When data transmission from the UART2 transmit register is completed. For reception • When data is transferred from the UART2 receive register to the U2RB register (at completion of reception). | | | |
| Error detection | Overrun error (2) This error occurs if the serial interface starts receiving the next unit of data before reading the U2RB register and receives the 7th bit of the next unit of data. | | | |
| Selectable functions | CLK polarity selection Transfer data I/O can be selected to occur synchronously with the rising or falling edge of the transfer clock. LSB first, MSB first selection Whether transmitting or receiving data begins with bit 0 or begins with bit 7 can be selected. Continuous receive mode selection Reception is enabled immediately by reading the U2RB register. Serial data logic switching This function inverts the logic value of the transmit/receive data. | | | |

Notes:

- 1. When an external clock is selected, the requirements must be met in either of the following states:
 - The external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock)
 - The external clock is held low when the CKPOL bit in the U2C0 register is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock)
- 2. If an overrun error occurs, the receive data in the U2RB register will be undefined. The IR bit in the S2RIC register does not change to 1 (interrupt requested).

Table 22.3 Registers Used and Settings in Clock Synchronous Serial I/O Mode

| Register | Bit | Function |
|----------|--------------|---|
| U2TB (1) | b0 to b7 | Set transmit data. |
| U2RB (1) | b0 to b7 | Receive data can be read. |
| | OER | Overrun error flag |
| U2BRG | b0 to b7 | Set a bit rate. |
| U2MR (1) | SMD2 to SMD0 | Set to 001b. |
| | CKDIR | Select the internal clock or external clock. |
| | IOPOL | Set to 0. |
| U2C0 | CLK1, CLK0 | Select the count source for the U2BRG register. |
| | CRS | Select either CTS or RTS to use functions. |
| | TXEPT | Transmit register empty flag |
| | CRD | Enable or disable the CTS or RTS function. |
| | NCH | Select TXD2 pin output mode. |
| | CKPOL | Select the transfer clock polarity. |
| | UFORM | Select LSB first or MSB first. |
| U2C1 | TE | Set to 1 to enable transmission/reception. |
| | TI | Transmit buffer empty flag |
| | RE | Set to 1 to enable reception. |
| | RI | Receive complete flag |
| | U2IRS | Select the source of UART2 transmit interrupt. |
| | U2RRM | Set to 1 to use continuous receive mode. |
| | U2LCH | Set to 1 to use inverted data logic. |
| | U2ERE | Set to 0. |
| U2SMR | b0 to b7 | Set to 0. |
| U2SMR2 | b0 to b7 | Set to 0. |
| U2SMR3 | b0 to b2 | Set to 0. |
| | NODC | Select clock output mode. |
| | b4 to b7 | Set to 0. |
| U2SMR4 | b0 to b7 | Set to 0. |
| URXDF | DF2EN | Set to 0. |
| U2SMR5 | MP | Set to 0. |

Note:

1. Set the bits not listed in this table to 0 when writing to the above registers in clock synchronous serial I/O mode.

Table 22.4 lists the Pin Functions in Clock Synchronous Serial I/O Mode (Multiple Transfer Clock Output Pin Function Not Selected).

Note that for a period from when UART2 operating mode is selected to when transfer starts, the TXD2 pin outputs a "H" level. (When N-channel open-drain output is selected, this pin is in the high-impedance state.)

Figure 22.3 shows the Transmit and Receive Timing in Clock Synchronous Serial I/O Mode.

Table 22.4 Pin Functions in Clock Synchronous Serial I/O Mode (Multiple Transfer Clock Output Pin Function Not Selected)

| Pin Name | Function | Selection Method |
|----------------------------------|-----------------------|---|
| TXD2 (P3_4 or P3_7) | Serial data output | When TXD2 (P3_4) Bits TXD2SEL1 to TXD2SEL0 in U2SR0 register = 10b (P3_4) When TXD2 (P3_7) Bits TXD2SEL1 to TXD2SEL0 in U2SR0 register = 01b (P3_7) For reception only: P3_4 and P3_7 can be used as ports by setting TXD2SEL1 to TXD2SEL0 to 00b. |
| RXD2 (P3_4, P3_7, or P4_5) | Serial data input | When RXD2 (P3_4) Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 01b (P3_4) PD3_4 bit in PD3 register = 0 When RXD2 (P3_7) Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 10b (P3_7) PD3_7 bit in PD3 register = 0 When RXD2 (P4_5) Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 11b (P4_5) PD4_5 bit in PD4 register = 0 For transmission only: P3_4, P3_7, and P4_5 can be used as ports by setting RXD2SEL1 to RXD2SEL0 to 00b. |
| CLK2 (P3_5) | Transfer clock output | CLK2SEL0 bit in U2SR1 register = 1 CKDIR bit in U2MR register = 0 |
| | Transfer clock input | CLK2SEL0 bit in U2SR1 register = 1 CKDIR bit in U2MR register = 1 PD3_5 bit in PD3 register = 0 |
| CTS2/RTS2 (P3_3) | CTS input | CTS2SEL0 bit in U2SR1 register = 1 CRD bit in U2C0 register = 0 CRS bit in U2C0 register = 0 PD3_3 bit in PD3 register = 0 |
| | RTS output | CTS2SEL0 bit in U2SR1 register = 1 CRD bit in U2C0 register = 0 CRS bit in U2C0 register = 1 |
| | I/O port | CTS2SEL0 bit in U2SR1 register = 0 |




Figure 22.3 Transmit and Receive Timing in Clock Synchronous Serial I/O Mode

Measure for Dealing with Communication Errors 22.3.1

If a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below:

- Resetting the U2RB register
- (1) Set the RE bit in the U2C1 register to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the U2MR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the U2MR register to 001b (clock synchronous serial I/O mode).
- (4) Set the RE bit in the U2C1 register to 1 (reception enabled).
- Resetting the U2TB register
- (1) Set bits SMD2 to SMD0 in the U2MR register to 000b (serial interface disabled).
- (2) Set bits SMD2 to SMD0 in the U2MR register to 001b (clock synchronous serial I/O mode).
- (3) Write 1 to the TE bit in the U2C1 register (transmission enabled), regardless of the TE bit value in the U2C2 register.

22.3.2 **CLK Polarity Select Function**

Use the CKPOL bit in the U2C0 register to select the transfer clock polarity. Figure 22.4 shows the Transfer Clock Polarity.




Figure 22.4 **Transfer Clock Polarity**

22.3.3 LSB First/MSB First Select Function

Use the UFORM bit in the U2C0 register to select the transfer format. Figure 22.5 shows the Transfer Format.




Figure 22.5 Transfer Format

22.3.4 Continuous Receive Mode

In continuous receive mode, receive operation is enabled when the receive buffer register is read. It is not necessary to write dummy data to the transmit buffer register to enable receive operation in this mode. However, a dummy read of the receive buffer register is required when starting the operating mode.

When the U2RRM bit in the U2C1 register is set to 1 (continuous receive mode), the TI bit in the U2C1 register is set to 0 (data present in the U2TB register) by reading the U2RB register. If the U2RRM bit is set to 1, do not write dummy data to the U2TB register by a program.

22.3.5 **Serial Data Logic Switching Function**

If the U2LCH bit in the U2C1 register is set to 1 (inverted), the data written to the U2TB register has its logic inverted before being transmitted. Similarly, the received data has its logic inverted when read from the U2RB register. Figure 22.6 shows the Serial Data Logic Switching.




Figure 22.6 **Serial Data Logic Switching**

22.3.6 **CTS/RTS Function**

The $\overline{\text{CTS}}$ function is used to start transmit and receive operation when "L" is applied to the $\overline{\text{CTS2}/\text{RTS2}}$ pin. Transmit and receive operation begins when the CTS2/RTS2 pin is held low. If the "L" signal is switched to "H" during a transmit or receive operation, the operation stops before the next data.

For the \overline{RTS} function, the $\overline{CTS2}/\overline{RTS2}$ pin outputs "L" when the MCU is ready for a receive operation. The output level goes high at the first falling edge of the CLK2 pin.

- The CRD bit in the U2C0 register = $1 (\overline{CTS}/\overline{RTS})$ function disabled) The CTS2/RTS2 pin operates as the programmable I/O function.
- The CRD bit = 0, CRS bit = $0 \cdot (\overline{CTS})$ function selected) The $\overline{\text{CTS2}}/\overline{\text{RTS2}}$ pin operates as the $\overline{\text{CTS}}$ function.
- The CRD bit = 0, CRS bit = 1 (\overline{RTS} function selected) The $\overline{CTS2}/\overline{RTS2}$ pin operates as the \overline{RTS} function.

Clock Asynchronous Serial I/O (UART) Mode 22.4

In UART mode, data is transmitted and received after setting the desired bit rate and transfer data format. Table 22.5 lists the UART Mode Specifications. Table 22.6 lists the Registers Used and Settings in UART Mode.

Table 22.5 UART Mode Specifications

| Item | Specification |
|-------------------------------------|--|
| Transfer data format | Character bits (transfer data): Selectable from 7, 8, or 9 bits Start bit: 1 bit Parity bit: Selectable from odd, even, or none Stop bits: Selectable from 1 bit or 2 bits |
| Transfer clock | The CKDIR bit in the U2MR register is set to 0 (internal clock): fj/(16(n + 1)) fj = f1, f8, f32, fC n = setting value in the U2BRG register: 00h to FFh The CKDIR bit is set to 1 (external clock): fEXT/(16(n + 1)) fEXT: Input from CLK2 pin n: Setting value in the U2BRG register: 00h to FFh |
| Transmit/receive control | Selectable from the CTS function, RTS function, or CTS/RTS function disabled. |
| Transmit start conditions | To start transmission, the following requirements must be met: • The TE bit in the U2C1 register is set to 1 (transmission enabled). • The TI bit in the U2C1 register is set to 0 (data present in the U2TB register). • If the CTS function is selected, input to the CTS2 pin = "L". |
| Receive start conditions | To start reception, the following requirements must be met: • The RE bit in the U2C1 register is set to 1 (reception enabled). • Start bit detection |
| Interrupt request generation timing | For transmission, one of the following conditions can be selected. • The U2IRS bit in the U2C1 register is set to 0 (transmit buffer empty): When data is transferred from the U2TB register to the UART2 transmit register (at start of transmission). • The U2IRS bit is set to 1 (transmission completed): When data transmission from the UART2 transmit register is completed. For reception • When data is transferred from the UART2 receive register to the U2RB register (at completion of reception). |
| Error detection | Overrun error (1) This error occurs if the serial interface starts receiving the next unit of data before reading the U2RB register and receives the bit one before the last stop bit of the next unit of data. Framing error (2) This error occurs when the set number of stop bits is not detected. Parity error (2) This error occurs when if parity is enabled, the number of 1's in the parity and character bits does not match the set number of 1's. Error sum flag This flag is set to 1 if an overrun, framing, or parity error occurs. |
| Selectable functions | LSB first, MSB first selection Whether transmitting or receiving data begins with bit 0 or begins with bit 7 can be selected. Serial data logic switching This function inverts the logic of the transmit/receive data. The start and stop bits are not inverted. TXD, RXD I/O polarity switching This function inverts the polarities of the TXD pin output and RXD pin input. The logic levels of all I/O data are inverted. RXD2 digital filter selection The RXD2 input signal can be enabled or disabled. |

- 1. If an overrun error occurs, the receive data in the U2RB register will be undefined. The IR bit in the S2RIC register remains unchanged.
- 2. The timing at which the framing error flag and the parity error flag are set is detected when data is transferred from the UART2 receive register to the U2RB register.

Table 22.6 Registers Used and Settings in UART Mode

| Register | Bit | Function |
|----------|--|---|
| U2TB | b0 to b8 | Set transmit data. (1) |
| U2RB | b0 to b8 | Receive data can be read. (1, 2) |
| | OER, FER, PER, SUM | Error flag |
| U2BRG | b0 to b7 | Set a bit rate. |
| U2MR | Set to 100b when transfer data is 7 bits long. | |
| | | Set to 101b when transfer data is 8 bits long. |
| | | Set to 110b when transfer data is 9 bits long. |
| | CKDIR | Select the internal clock or external clock. |
| | STPS | Select the stop bit. |
| | PRY, PRYE | Select whether parity is included and whether odd or even. |
| | IOPOL | Select the TXD/RXD I/O polarity. |
| U2C0 | CLK0, CLK1 | Select the count source for the U2BRG register. |
| | CRS | Select CTS or RTS to use functions. |
| | TXEPT | Transmit register empty flag |
| | CRD | Enable or disable the CTS or RTS function. |
| | NCH | Select TXD2 pin output mode. |
| | CKPOL | Set to 0. |
| | UFORM | Select LSB first or MSB first when transfer data is 8 bits long. Set to 0 when transfer data is 7 or 9 bits long. |
| U2C1 | TE | Set to 1 to enable transmission. |
| | TI | Transmit buffer empty flag |
| | RE | Set to 1 to enable reception. |
| | RI | Receive complete flag |
| | U2IRS | Select the UART2 transmit interrupt source. |
| | U2RRM | Set to 0. |
| | U2LCH | Set to 1 to use inverted data logic. |
| | U2ERE | Set to 0. |
| U2SMR | b0 to b7 | Set to 0. |
| U2SMR2 | b0 to b7 | Set to 0. |
| U2SMR3 | b0 to b7 | Set to 0. |
| U2SMR4 | b0 to b7 | Set to 0. |
| URXDF | DF2EN | Select the digital filter disabled or enabled. |
| U2SMR5 | MP | Set to 0. |

- 1. The bits used for transmit/receive data are as follows:
 - Bits b0 to b6 when transfer data is 7 bits long
 - Bits b0 to b7 when transfer data is 8 bits long
 - Bits b0 to b8 when transfer data is 9 bits long
- 2. The contents of the following are undefined:
 - Bits b7 and b8 when transfer data is 7 bits long
 - Bit b8 when transfer data is 8 bits long

Table 22.7 lists the I/O Pin Functions in UART Mode.

Note that for a period from when the UART2 operating mode is selected to when transfer starts, the TXD2 pin outputs "H". (When N-channel open-drain output is selected, this pin is in the high-impedance state.) Figure 22.7 shows the Transmit Timing in UART Mode. Figure 22.8 shows the Receive Timing in UART Mode.

Table 22.7 I/O Pin Functions in UART Mode

| Pin Name | Function | Selection Method |
|----------------------------------|-------------------------------|---|
| TXD2 (P3_4 or P3_7) | Serial data output | When TXD2 (P3_4) Bits TXD2SEL1 to TXD2SEL0 in U2SR0 register = 10b (P3_4) When TXD2 (P3_7) Bits TXD2SEL1 to TXD2SEL0 in U2SR0 register = 01b (P3_7) For reception only: P3_4 and P3_7 can be used as ports by setting TXD2SEL1 to TXD2SEL0 to 00b. |
| RXD2 (P3_4, P3_7, or P4_5) | Serial data input | When RXD2 (P3_4) Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 01b (P3_4) When RXD2 (P3_7) Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 10b (P3_7) PD3_7 bit in PD3 register = 0 When RXD2 (P4_5) Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 11b (P4_5) PD4_5 bit in PD4 register = 0 For transmission only: P3_4, P3_7, and P4_5 can be used as ports by setting RXD2SEL1 to RXD2SEL0 to 00b. |
| CLK2 (P3_5) | I/O port Transfer clock input | CLK2SEL0 bit in U2SR1 register = 0 CLK2SEL0 bit in U2SR1 register = 1 CKDIR bit in U2MR register = 1 PD3_5 bit in PD3 register = 0 |
| CTS2/RTS2 (P3_3) | CTS input | CTS2SEL0 bit in U2SR1 register = 1 CRD bit in U2C0 register = 0 CRS bit in U2C0 register = 0 PD3_3 bit in PD3 register = 0 CTS2SEL0 bit in U2SR1 register = 1 |
| | I/O port | CRD bit in U2C0 register = 0 CRS bit in U2C0 register = 1 CTS2SEL0 bit in U2SR1 register = 0 |




Figure 22.7 **Transmit Timing in UART Mode**




Figure 22.8 **Receive Timing in UART Mode**

22.4.1 Bit Rate

In UART mode, the bit rate is the frequency divided by the U2BRG register divided by 16. Table 22.8 lists the Bit Rate Setting Example in UART Mode (Internal Clock Selected).

Table 22.8 Bit Rate Setting Example in UART Mode (Internal Clock Selected)

| | U2BRG | System Clock = 20 MHz | | System Clock = 20 MHz System Clock = 18.432 MHz (1) | | MHz ⁽¹⁾ | System Clock = 8 MHz | | | |
|-------------------|-----------------|---------------------------|-------------------|---|---------------------------|--------------------|-------------------------|---------------------------|-------------------------|-------------------------|
| Bit Rate (bps) | Count Source | U2BRG Setting Value | Actual Time (bps) | Setting Error (%) | U2BRG Setting Value | Actual Time (bps) | Setting Error (%) | U2BRG Setting Value | Actual Time (bps) | Setting Error (%) |
| 1200 | f8 | 129 (81h) | 1201.92 | 0.16 | 119 (77h) | 1200.00 | 0.00 | 51 (33h) | 1201.92 | 0.16 |
| 2400 | f8 | 64 (40h) | 2403.85 | 0.16 | 59 (3Bh) | 2400.00 | 0.00 | 25 (19h) | 2403.85 | 0.16 |
| 4800 | f8 | 32 (20h) | 4734.85 | -1.36 | 29 (1Dh) | 4800.00 | 0.00 | 12 (0Ch) | 4807.69 | 0.16 |
| 9600 | f1 | 129 (81h) | 9615.38 | 0.16 | 119 (77h) | 9600.00 | 0.00 | 51 (33h) | 9615.38 | 0.16 |
| 14400 | f1 | 86 (56h) | 14367.82 | -0.22 | 79 (4Fh) | 14400.00 | 0.00 | 34 (22h) | 14285.71 | -0.79 |
| 19200 | f1 | 64 (40h) | 19230.77 | 0.16 | 59 (3Bh) | 19200.00 | 0.00 | 25 (19h) | 19230.77 | 0.16 |
| 28800 | f1 | 42 (2Ah) | 29069.77 | 0.94 | 39 (27h) | 28800.00 | 0.00 | 16 (10h) | 29411.76 | 2.12 |
| 38400 | f1 | 32 (20h) | 37878.79 | -1.36 | 29 (1Dh) | 38400.00 | 0.00 | 12 (0Ch) | 38461.54 | 0.16 |
| 57600 | f1 | 21 (15h) | 56818.18 | -1.36 | 19 (13h) | 57600.00 | 0.00 | 8 (08h) | 55555.56 | -3.55 |
| 115200 | f1 | 10 (0Ah) | 113636.36 | -1.36 | 9 (09h) | 115200.00 | 0.00 | _ | _ | _ |

^{1.} For the high-speed on-chip oscillator, the correction value in the FRA4 register should be written into the FRA1 register and the correction value in the FRA5 register should be written into the FRA3 register. This applies when the high-speed on-chip oscillator is selected as the system clock and bits FRA22 to FRA20 in the FRA2 register are set to 000b (divide-by-2 mode). For the precision of the high-speed on-chip oscillator, refer to 33. Electrical Characteristics.


Measure for Dealing with Communication Errors 22.4.2

If a communication error occurs while transmitting or receiving in UART mode, follow the procedures below:

- Resetting the U2RB register
- (1) Set the RE bit in the U2C1 register to 0 (reception disabled).
- (2) Set the RE bit in the U2C1 register to 1 (reception enabled).
- Resetting the U2TB register
- (1) Set bits SMD2 to SMD0 in the U2MR register to 000b (serial interface disabled).
- (2) Reset bits SMD2 to SMD0 in the U2MR register to 001b, 101b, and 110b.
- (3) Write 1 to the TE bit in the U2C1 register (transmission enabled), regardless of the TE bit value in the U2C1 register.

22.4.3 LSB First/MSB First Select Function

As shown in Figure 22.9, use the UFORM bit in the U2C0 register to select the transfer format. This function is enabled when transfer data is 8 bits long. Figure 22.9 shows the Transfer Format.



Transfer Format Figure 22.9

22.4.4 Serial Data Logic Switching Function

The data written to the U2TB register has its logic inverted before being transmitted. Similarly, the received data has its logic inverted when read from the U2RB register. Figure 22.10 shows the Serial Data Logic Switching.




Figure 22.10 Serial Data Logic Switching

22.4.5 TXD and RXD I/O Polarity Inverse Function

This function inverts the polarities of the TXD2 pin output and RXD2 pin input. The logic levels of all I/O data (including bits for start, stop, and parity) are inverted. Figure 22.11 shows the TXD and RXD I/O Inversion.




Figure 22.11 TXD and RXD I/O Inversion

CTS/RTS Function 22.4.6

The CTS function is used to start transmit operation when "L" is applied to the CTS2/RTS2 pin. Transmit operation begins when the CTS2/RTS2 pin is held low. If the "L" signal is switched to "H" during transmit operation, the operation stops after the ongoing transmit/receive operation is completed.

When the RTS function is used, the CTS2/RTS2 pin outputs "L" when the MCU is ready for a receive operation. The output level goes high at the first falling edge of the CLK2 pin.

- The CRD bit in the U2C0 register = $1 (\overline{CTS}/\overline{RTS})$ function disabled) The CTS2/RTS2 pin operates as the programmable I/O function.
- The CRD bit = 0, CRS bit = 0 (\overline{CTS} function selected) The $\overline{CTS2}/\overline{RTS2}$ pin operates as the \overline{CTS} function.
- The CRD bit = 0, CRS bit = 1 (\overline{RTS} function selected) The $\overline{CTS2}/\overline{RTS2}$ pin operates as the \overline{RTS} function.

22.4.7 RXD2 Digital Filter Select Function

When the DF2EN bit in the URXDF register is set to 1 (RXD2 digital filer enabled), the RXD2 input signal is loaded internally via the digital filter circuit for noise reduction. The noise canceller consists of three cascaded latch circuits and a match detection circuit. The RXD2 input signal is sampled on the internal basic clock with a frequency 16 times the bit rate. It is recognized as a signal and the level is passed forward to the next circuit when three latch outputs match. When the outputs do not match, the previous value is retained.

In other words, when the level is changed within three clocks, the change is recognized as not a signal but noise. Figure 22.12 shows a Block Diagram of RXD2 Digital Filter Circuit.




Figure 22.12 Block Diagram of RXD2 Digital Filter Circuit

22.5 Special Mode 1 (I²C Mode)

I²C mode is provided for use as a simplified I²C interface compatible mode. Table 22.9 lists the I²C Mode Specifications. Tables 22.10 and 22.11 list the registers used in I²C mode and the settings. Table 22.12 lists the I²C Mode Functions, Figure 22.13 shows an I²C Mode Block Diagram, and Figure 22.14 shows the Transfer to U2RB Register and Interrupt Timing.

As shown in Table 22.12, the MCU is placed in I²C mode by setting bits SMD2 to SMD0 to 010b and the IICM bit to 1. Because SDA2 transmit output has a delay circuit attached, SDA2 output does not change state until SCL2 goes low and remains stably low.

Table 22.9 I²C Mode Specifications

| Item | Specification |
|-------------------------------------|--|
| Transfer data format | Transfer data length: 8 bits |
| Transfer clock | Master mode The CKDIR bit in the U2MR register is set to 0 (internal clock): fj/(2(n+1)) fj = f1, f8, f32, fC n = setting value in the U2BRG register: 00h to FFh Slave mode The CKDIR bit is set to 1 (external clock): Input from the SCL2 pin |
| Transmit start conditions | To start transmission, the following requirements must be met: (1) • The TE bit in the U2C1 register is set to 1 (transmission enabled). • The TI bit in the U2C1 register is set to 0 (data present in the U2TB register). |
| Receive start conditions | To start reception, the following requirements must be met: (1) • The RE bit in the U2C1 register is set to 1 (reception enabled). • The TE bit in the U2C1 register is set to 1 (transmission enabled). • The TI bit in the U2C1 register is set to 0 (data present in the U2TB register). |
| Interrupt request generation timing | Start/stop condition detection, no acknowledgement detection, or acknowledgement detection |
| Error detection | Overrun error (2) This error occurs if the serial interface starts receiving the next unit of data before reading the U2RB register and receives the 8th bit of the next unit of data. |
| Selectable functions | Arbitration lost Timing at which the ABT bit in the U2RB register is updated can be selected. SDA2 digital delay No digital delay or a delay of 2 to 8 U2BRG count source clock cycles can be selected. Clock phase setting With or without clock delay can be selected. |

- 1. when an external clock is selected, the requirements must be met while the external clock is held high.
- 2. If an overrun error occurs, the received data in the U2RB register will be undefined. The IR bit in the S2RIC register remains unchanged.




Figure 22.13 I²C Mode Block Diagram

Table 22.10 Registers Used and Settings in I²C Mode (1)

| | | Function | | |
|-----------|------------------------|---|---|--|
| Register | Bit | Master | Slave | |
| U2TB (1) | b0 to b7 | Set transmit data. | Set transmit data. | |
| U2RB (1) | b0 to b7 | Receive data can be read. | Receive data can be read. | |
| OZIKB () | b8 | ACK or NACK is set in this bit. | ACK or NACK is set in this bit. | |
| | ABT | Arbitration lost detect flag | Disabled | |
| | OER | Overrun error flag | Overrun error flag | |
| U2BRG | b0 to b7 | Set a bit rate. | Disabled | |
| U2MR (1) | SMD2 to SMD0 | Set to 010b. | Set to 010b. | |
| 02 | CKDIR | Set to 0. | Set to 1. | |
| | IOPOL | Set to 0. | Set to 0. | |
| U2C0 | CLK1, CLK0 | Select the count source for the U2BRG | Disabled | |
| | · | register. | | |
| | CRS | Disabled because CRD = 1. | Disabled because CRD = 1. | |
| | TXEPT | Transmit register empty flag | Transmit register empty flag | |
| | CRD | Set to 1. | Set to 1. | |
| | NCH | Set to 1. | Set to 1. | |
| | CKPOL | Set to 0. | Set to 0. | |
| | UFORM | Set to 1. | Set to 1. | |
| U2C1 | TE | Set to 1 to enable transmission. | Set to 1 to enable transmission. | |
| | TI | Transmit buffer empty flag | Transmit buffer empty flag | |
| | RE | Set to 1 to enable reception. | Set to 1 to enable reception. | |
| | RI | Receive complete flag | Receive complete flag | |
| | U2IRS | Disabled | Disabled | |
| | U2RRM, U2LCH, U2ERE | Set to 0. | Set to 0. | |
| U2SMR | IICM | Set to 1. | Set to 1. | |
| | ABC | Select the timing at which an arbitration lost is detected. | Disabled | |
| | BBS | Bus busy flag | Bus busy flag | |
| | b3 to b7 | Set to 0. | Set to 0. | |
| U2SMR2 | IICM2 | Refer to Table 22.12 I ² C Mode Functions. | Refer to Table 22.12 I²C Mode Functions . | |
| | CSC | Set to 1 to enable clock synchronization. | Set to 0. | |
| | SWC | Set to 1 to fix SCL2 output low at the falling | Set to 1 to fix SCL2 output low at the falling | |
| | | edge of the 9th bit of clock. | edge of the 9th bit of clock. | |
| | ALS | Set to 1 to stop SDA2 output when an | Set to 0. | |
| | | arbitration lost is detected. | | |
| | STAC | Set to 0. | Set to 1 to initialize UART2 at start condition detection | |
| | SWC2 | Set to 1 to forcibly pull SCL2 low. | Set to 1 to forcibly pull SCL2 output low. | |
| | SDHI | Set to 1 to disable SDA2 output. | Set to 1 to disable SDA2 output. | |
| | b7 | Set to 0. | Set to 0. | |

Note:

1. Set the bits not listed in this table to 0 when writing to the above registers in I^2C mode.

Registers Used and Settings in I²C Mode (2) **Table 22.11**

| Pogiator | Bit | Function | | | |
|----------|----------------------|---|--|--|--|
| Register | DIL | Master | Slave | | |
| U2SMR3 | b0, b2, b4, and NODC | Set to 0. | Set to 0. | | |
| | СКРН | Refer to Table 22.12 I ² C Mode Functions. | Refer to Table 22.12 I ² C Mode Functions. | | |
| | DL2 to DL0 | Set the amount of SDA2 digital delay. | Set the amount of SDA2 digital delay. | | |
| U2SMR4 | STAREQ | Set to 1 to generate a start condition. | Set to 0. | | |
| | RSTAREQ | Set to 1 to generate a restart condition. | Set to 0. | | |
| | STPREQ | Set to 1 to generate a stop condition. | Set to 0. | | |
| | STSPSEL | Set to 1 to output each condition. | Set to 0. | | |
| | ACKD | Select ACK or NACK. | Select ACK or NACK. | | |
| | ACKC | Set to 1 to output ACK data. | Set to 1 to output ACK data. | | |
| | SCLHI | Set to 1 to stop SCL2 output when a stop condition is detected. | Set to 0. | | |
| | SWC9 | Set to 0. | Set to 1 to hold SCL2 low at the falling edge of the 9th bit of clock. | | |
| URXDF | DF2EN | Set to 0. | Set to 0. | | |
| U2SMR5 | MP | Set to 0. | Set to 0. | | |

Table 22.12 I²C Mode Functions

| | Clock Synchronous | I ² C Mode (SMD2 to SMD0 = 010b, IICM = 1) | | | | |
|--|---|--|---|--|--|--|
| Function | Serial I/O Mode | IICM2 = 0 (NAC | K/ACK interrupt) | IICM2 = 1 (UART transmit/receive interrupt) | | |
| (SMD2 to SMD0 = 0011 IICM = 0) | | CKPH = 0 (No Clock Delay) | CKPH = 1 (With Clock Delay) | CKPH = 0 (No Clock Delay) | CKPH = 1 (With Clock Delay) | |
| Source of UART2 bus collision interrupt (1, 5) | - | | on or stop condition de STSPSEL Bit Function | | | |
| Source of UART2 transmit/NACK2 (1, 6) | UART2 transmission Transmission started or completed (selectable by U2IRS bit) | No acknowledgment detection (NACK) Rising edge of SCL2 | | | UART2 transmission Falling edge of SCL2 next to 9th bit | |
| Source of UART2 receive/ACK2 (1, 6) | UART2 reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge) | Acknowledgment dete Rising edge of SCL2 | | UART2 reception Falling edge of SCL2 | 2 9th bit | |
| Timing for transferring data from UART reception shift register to U2RB register | CKPOL = 0 (rising edge) CKPOL = 1 (falling edge) | Rising edge of SCL2 | 9th bit | Falling edge of SCL2 9th bit | Falling and rising edges of SCL2 9th bit | |
| UART2 transmission output delay | No delay | With delay | | | | |
| TXD2/SDA2 functions | TXD2 output | SDA2 I/O | | | | |
| RXD2/SCL2 functions | RXD2 input | SCL2 I/O | | | | |
| CLK2 functions | CLK2 input or output port selected | - (Cannot be used in I ² C mode.) | | | | |
| Read of RXD2 and SCL2 pin levels | Possible when the corresponding port direction bit = 0 | Possible regardless of the content of the corresponding port direction bit. | | | ion bit. | |
| Initial value of TXD2 and SDA2 outputs | CKPOL = 0 ("H") CKPOL = 1 ("L") | The value set in the p | ort register before setti | ng I ² C mode. ⁽²⁾ | | |
| Initial and end values of SCL2 | - | "H" | "L" | "H" | "[" | |
| DTC source number 14 ⁽⁶⁾ | UART2 reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge) | Acknowledgment dete | ection (ACK) | UART2 reception Falling edge of SCL2 9th bit | | |
| DTC source number 15 ⁽⁶⁾ | UART2 transmission Transmission started or completed (selectable by U2IRS bit) | UART2 transmission Rising edge of SCL2 9th bit | UART2 transmission Falling edge of SCL2 next to 9th bit | UART2 transmission Rising edge of SCL2 9th bit | UART2 transmission Falling edge of SCL2 next to 9th bit | |
| Storage of receive data | 1st to 8th bits of the received data are stored in bits b0 to b7 in the | 1st to 8th bits of the received data are stored in bits b7 to b0 in the U2RB register. | | 1st to 7th bits of the received data are stored in bits b6 to b0 in the U2RB register. 8th bit is stored in bit b8 in the U2RB register. | | |
| | U2RB register. | | | | 1st to 8th bits are stored in bits b7 to b0 in the U2RB register. ⁽³⁾ | |
| Read of receive data | The U2RB register status i | is read. | | | Bits b6 to b0 in the U2RB register are read as bits b7 to b1. Bit b8 in the U2RB register is read as bit b0. (4) | |

- If the source of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to 1 1. (interrupt requested). (Refer to 11.8 Notes on Interrupts.)
 - If one of the bits listed below is changed, the interrupt source, the interrupt timing, and others change. Therefore, always be sure to set the IR bit to 0 (interrupt not requested) after changing these bits.
 - Bits SMD2 to SMD0 in the U2MR register, the IICM bit in the U2SMR register, the IICM2 bit in the U2SMR2 register, and the CKPH bit in the U2SMR3 register.
- 2. Set the initial value of SDA2 output while bits SMD2 to SMD0 in the U2MR register are 000b (serial interface disabled).
- Second data transfer to the U2RB register (rising edge of SCL2 9th bit)
- 4. First data transfer to the U2RB register (falling edge of SCL2 9th bit)
- 5. Refer to Figure 22.16 STSPSEL Bit Functions.
- 6. Refer to Figure 22.14 Transfer to U2RB Register and Interrupt Timing.




Figure 22.14 Transfer to U2RB Register and Interrupt Timing

22.5.1 **Detection of Start and Stop Conditions**

Whether a start or a stop condition has been detected is determined.

A start condition detect interrupt request is generated when the SDA2 pin changes state from high to low while the SCL2 pin is in the high state. A stop condition detect interrupt request is generated when the SDA2 pin changes state from low to high while the SCL2 pin is in the high state.

Because the start and stop condition detect interrupts share an interrupt control register and vector, check the BBS bit in the U2SMR register to determine which interrupt source is requesting the interrupt.

Figure 22.15 shows the Detection of Start and Stop Conditions.




Figure 22.15 Detection of Start and Stop Conditions

22.5.2 Output of Start and Stop Conditions

A start condition is generated by setting the STAREQ bit in the U2SMR4 register to 1 (start).

A restart condition is generated by setting the RSTAREQ bit in the U2SMR4 register to 1 (start).

A stop condition is generated by setting the STPREQ bit in the U2SMR4 register to 1 (start).

The output procedure is as follows:

- (1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to 1 (start).
- (2) Set the STSPSEL bit in the U2SMR4 register to 1 (output).

Table 22.13 lists the STSPSEL Bit Functions. Figure 22.16 shows the STSPSEL Bit Functions.

Table 22.13 STSPSEL Bit Functions

| Function | STSPSEL = 0 | STSPSEL = 1 |
|--|--|---|
| Output of pins SCL2 and SDA2 | Output of transfer clock and data Output of start/stop conditions is accomplished by a program using ports (not automatically generated in hardware) | Output of start/stop conditions according to bits STAREQ, RSTAREQ, and STPREQ |
| Start/stop condition interrupt request generation timing | Detection of start/stop conditions | Completion of start/stop condition generation |




Figure 22.16 STSPSEL Bit Functions

22.5.3 **Arbitration**

Unmatching of the transmit data and SDA2 pin input data is checked in synchronization with the rising edge of SCL2. Use the ABC bit in the U2SMR register to select the timing at which the ABT bit in the U2RB register is updated. If the ABC bit is set to 0 (update per bit), the ABT bit is set to 1 at the same time unmatching is detected during check, and is set to 0 when not detected. If the ABC bit is set to 1, if unmatching is ever detected, the ABT bit is set to 1 (unmatching detected) at the falling edge of the clock pulse of the 9th bit. If the ABT bit needs to be updated per byte, set the ABT bit to 0 (not detected) after detecting acknowledge for the first byte, before transferring the next byte.

Setting the ALS bit in the U2SMR2 register to 1 (SDA output stop enabled) causes an arbitration lost to occur, in which case the SDA2 pin is placed in the high-impedance state at the same time the ABT bit is set to 1 (unmatching detected).

22.5.4 **Transfer Clock**

The transfer clock is used to transmit and receive data as is shown in Figure 22.14 Transfer to U2RB Register and Interrupt Timing.

The CSC bit in the U2SMR2 register is used to synchronize an internally generated clock (internal SCL2) and an external clock supplied to the SCL2 pin. When the CSC bit is set to 1 (clock synchronization enabled), if a falling edge on the SCL2 pin is detected while the internal SCL2 is high, the internal SCL2 goes low. The value in the U2BRG register is reloaded and counting of the low-level intervals starts. If the internal SCL2 changes state from low to high while the SCL2 pin is low, counting stops. If the SCL2 pin goes high, counting restarts. In this way, the UART2 transfer clock is equivalent to AND of the internal SCL2 and the clock signal applied to the SCL2 pin. The transfer clock works from a half cycle before the falling edge of the internal SCL2 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock.

The SWC bit in the U2SMR2 register determines whether the SCL2 pin is fixed low or freed from low-level output at the falling edge of the 9th clock pulse.

If the SCLHI bit in the U2SMR4 register is set to 1 (enabled), SCL2 output is turned off (placed in the highimpedance state) when a stop condition is detected.

Setting the SWC2 bit in the U2SMR2 register to 1 ("L" output) makes it possible to forcibly output a low-level signal from the SCL2 pin even while sending or receiving data. Setting the SWC2 bit to 0 (transfer clock) allows the transfer clock to be output from or supplied to the SCL2 pin, instead of outputting a low-level signal. If the SWC9 bit in the U2SMR4 register is set to 1 (SCL "L" hold enabled) when the CKPH bit in the U2SMR3 register is 1, the SCL2 pin is fixed low at the falling edge of the clock pulse next to the 9th. Setting the SWC9 bit to 0 (SCL "L" hold disabled) frees the SCL2 pin from low-level output.

22.5.5 **SDA Output**

The data written to bits b7 to b0 (D7 to D0) in the U2TB register is output in descending order from D7. The 9th bit (D8) is ACK or NACK.

Set the initial value of SDA2 transmit output when IICM is set to 1 (I²C mode) and bits SMD2 to SMD0 in the U2MR register are set to 000b (serial interface disabled).

Bits DL2 to DL0 in the U2SMR3 register allow addition of no delays or a delay of 2 to 8 U2BRG count source clock cycles to the SDA2 output.

Setting the SDHI bit in the U2SMR2 register to 1 (SDA output disabled) forcibly places the SDA2 pin in the high-impedance state. Do not write to the SDHI bit at the rising edge of the UART2 transfer clock. This is because the ABT bit may inadvertently be set to 1 (detected).

22.5.6 SDA Input

When the IICM2 bit is set to 0, the 1st to 8th bits (D7 to D0) of received data are stored in bits b7 to b0 in the U2RB register. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit is set to 1, the 1st to 7th bits (D7 to D1) of received data are stored in bits b6 to b0 in the U2RB register and the 8th bit (D0) is stored in bit b8 in the U2RB register. Even when the IICM2 bit is set to 1, if the CKPH bit is 1, the same data as when the IICM2 bit is 0 can be read by reading the U2RB register after the rising edge of 9th bit of the clock.

22.5.7 **ACK and NACK**

If the STSPSEL bit in the U2SMR4 register is set to 0 (start and stop conditions not output) and the ACKC bit in the U2SMR4 register is set to 1 (ACK data output), the value of the ACKD bit in the U2SMR4 register is output from the SDA2 pin.

If the IICM2 bit is set to 0, a NACK interrupt request is generated if the SDA2 pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDA2 pin is low at the rising edge of the 9th bit of the transmit clock.

If ACK2 (UART2 reception) is selected to generate a DTC request source, a DTC transfer can be activated by detection of an acknowledge.

22.5.8 Initialization of Transmission/Reception

If a start condition is detected while the STAC bit is set to 1 (UART2 initialization enabled), the serial interface operates as described below.

- The transmit shift register is initialized, and the contents of the U2TB register are transferred to the transmit shift register. In this way, the serial interface starts sending data when the next clock pulse is applied. However, the UART2 output value does not change state and remains the same as when a start condition was detected until the first bit of data is output in synchronization with the input clock.
- The receive shift register is initialized, and the serial interface starts receiving data when the next clock pulse
- The SWC bit is set to 1 (SCL wait output enabled). Consequently, the SCL2 pin is pulled low at the falling edge of the 9th clock pulse.

Note that when UART2 transmission/reception is started using this function, the TI bit does not change state. Select the external clock as the transfer clock to start UART2 transmission/reception with this setting.

22.6 **Multiprocessor Communication Function**

When the multiprocessor communication function is used, data transmission/reception can be performed between a number of processors sharing communication lines by asynchronous serial communication, in which a multiprocessor bit is added to the data. For multiprocessor communication, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles; an ID transmission cycle for specifying the receiving station, and a data transmission cycle for the specified receiving station. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. When the multiprocessor bit is set to 1, the cycle is an ID transmission cycle; when the multiprocessor bit is set to 0, the cycle is a data transmission cycle. Figure 22.17 shows an Inter-Processor Communication Example Using Multiprocessor Format (Data AAh Transmission to Receiving Station A).

The transmitting station first sends the ID code of the receiving station to perform communication as communication data with a 1 multiprocessor bit added. It then sends transmit data as communication data with a 0 multiprocessor bit added.

When communication data in which the multiprocessor bit is 1 is received, the receiving station compares that data with its own ID. If they match, the data to be sent next is received. If they do not match, the receive station continues to skip communication data until data in which the multiprocessor bit is 1 is again received.

UART2 uses the MPIE bit in the U2SMR5 register to implement this function. When the MPIE bit is set to 1, data transfer from the UART2 receive register to the U2RB register, receive error detection, and the settings of the status flags, the RI bit in the U2C1 register, bits FER and OER in the U2RB register, are disabled until data in which the multiprocessor bit is 1 is received. On receiving a receive character in which the multiprocessor bit is 1, the MPRB bit in the U2RB register is set to 1 and the MPIE in the U2SMR5 register bit is set to 0, thus normal reception is resumed.

When the multiprocessor format is specified, the parity bit specification is invalid. All other bit settings are the same as those in normal asynchronous mode (UART mode). The clock used for multiprocessor communication is the same as that in normal asynchronous mode (UART mode).

Figure 22.18 shows a Block Diagram of Multiprocessor Communication Function.

Table 22.14 lists the Registers and Settings in Multiprocessor Communication Function.




Figure 22.17 Inter-Processor Communication Example Using Multiprocessor Format (Data AAh Transmission to Receiving Station A)




Figure 22.18 Block Diagram of Multiprocessor Communication Function

Table 22.14 Registers and Settings in Multiprocessor Communication Function

| Register | Bit | Function | |
|----------|---------------|--|--|
| U2TB (1) | b0 to b7 | Set transmit data. | |
| 1 | MPTB | Set to 0 or 1. | |
| U2RB (2) | b0 to b7 | Receive data can be read. | |
| 1 | MPRB | Multiprocessor bit | |
| 1 | OER, FER, SUM | Error flag | |
| U2BRG | b0 to b7 | Set the transfer rate. | |
| U2MR | SMD2 to SMD0 | Set to 100b when transfer data is 7 bits long. | |
| 1 | | Set to 101b when transfer data is 8 bits long. | |
| I | CKDIR | Select the internal clock or external clock. | |
| I | STPS | Select the stop bit. | |
| 1 | PRY, PRYE | Parity detection function disabled | |
| 1 | IOPOL | Set to 0. | |
| U2C0 | CLK0, CLK1 | Select the U2BRG count source. | |
| | CRS | CTS or RTS function disabled | |
| | TXEPT | Transmit register empty flag | |
| | CRD | Set to 0. | |
| 1 | NCH | Select TXD2 pin output mode. | |
| 1 | CKPOL | Set to 0. | |
| 1 | UFORM | Set to 0. | |
| U2C1 | TE | Set to 1 to enable transmission. | |
| 1 | TI | Transmit buffer empty flag | |
| 1 | RE | Set to 1 to enable reception. | |
| I | RI | Receive complete flag | |
| I | U2IRS | Select the UART2 transmit interrupt source. | |
| 1 | U2LCH | Set to 0. | |
| 1 | U2ERE | Set to 0. | |
| U2SMR | b0 to b7 | Set to 0. | |
| U2SMR2 | b0 to b7 | Set to 0. | |
| U2SMR3 | b0 to b7 | Set to 0. | |
| U2SMR4 | b0 to b7 | Set to 0. | |
| U2SMR5 | MP | Set to 1. | |
| <u> </u> | MPIE | Set to 1. | |
| URXDF | DF2EN | Select the digital filter enabled or disabled. | |

- 1. Set the MPTB bit to 1 when the ID data frame is transmitted. Set this bit to 0 when the data frame is
- 2. If the MPRB bit is set to 1, received D7 to D0 are ID fields. If the MPRB bit is set to 0, received D7 to D0 are data fields.

22.6.1 Multiprocessor Transmission

Figure 22.19 shows a Sample Flowchart of Multiprocessor Data Transmission. Set the MPBT bit in the U2TB register to 1 for ID transmission cycles. Set the MPBT bit in the U2TB register to 0 for data transmission cycles. Other operations are the same as in universal asynchronous receiver/transmitter mode (UART mode).




Figure 22.19 Sample Flowchart of Multiprocessor Data Transmission

22.6.2 Multiprocessor Reception

Figure 22.20 shows a Sample Flowchart of Multiprocessor Data Reception. When the MPIE bit in the U2SMR5 register is set to 1, communication data is ignored until data in which the multiprocessor bit is 1 is received. Communication data with a 1 multiprocessor bit added is transferred to the U2RB register as receive data. At this time, a reception complete interrupt request is generated. Other operations are the same as in universal asynchronous receiver/transmitter mode (UART mode). Figure 22.21 shows a Receive Operation Example during Multiprocessor Communication (with 8-Bit Data/Multiprocessor Bit/One-Stop Bit).




Figure 22.20 Sample Flowchart of Multiprocessor Data Reception




Figure 22.21 Receive Operation Example during Multiprocessor Communication (with 8-Bit Data/Multiprocessor Bit/One-Stop Bit)

RXD2 Digital Filter Select Function 22.6.3

When the DF2EN bit in the URXDF register is set to 1 (RXD2 digital filer enabled), the RXD2 input signal is loaded internally via the digital filter circuit for noise reduction. The noise canceller consists of three cascaded latch circuits and a match detection circuit. The RXD2 input signal is sampled on the internal basic clock with a frequency 16 times the bit rate. It is recognized as a signal and the level is passed forward to the next circuit when three latch outputs match. When the outputs do not match, the previous value is retained.

In other words, when the level is changed within three clocks, the change is recognized as not a signal but noise. Figure 22.22 shows a Block Diagram of RXD2 Digital Filter Circuit.




Figure 22.22 Block Diagram of RXD2 Digital Filter Circuit

22.7 Notes on Serial Interface (UART2)

22.7.1 **Clock Synchronous Serial I/O Mode**

22.7.1.1 Transmission/Reception

When the \overline{RTS} function is used with an external clock, the $\overline{RTS2}$ pin outputs "L," which informs the transmitting side that the MCU is ready for a receive operation. The RTS2 pin outputs "H" when a receive operation starts. Therefore, the transmit timing and receive timing can be synchronized by connecting the RTS2 pin to the CTS2 pin of the transmitting side. The RTS function is disabled when an internal clock is selected.

22.7.1.2 **Transmission**

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock).

- The TE bit in the U2C1 register = 1 (transmission enabled)
- The TI bit in the U2C1 register = 0 (data present in the U2TB register)
- If the $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS2}}$ pin = "L"

22.7.1.3 Reception

In clock synchronous serial I/O mode, the shift clock is generated by activating the transmitter. Set the UART2associated registers for transmit operation even if the MCU is used for receive operation only. Dummy data is output from the TXD2 pin while receiving.

When an internal clock is selected, the shift clock is generated by setting the TE bit in the U2C1 register to 1 (transmission enabled) and placing dummy data in the U2TB register. When an external clock is selected, set the TE bit to 1 (transmission enabled), place dummy data in the U2TB register, and input an external clock to the CLK2 pin to generate the shift clock.

If data is received consecutively, an overrun error occurs when the RE bit in the U2C1 register is set to 1 (data present in the U2RB register) and the next receive data is received in the UART2 receive register. Then, the OER bit in the U2RB register is set to 1 (overrun error). At this time, the U2RB register value is undefined. If an overrun error occurs, the IR bit in the S2RIC register remains unchanged.

To receive data consecutively, set dummy data in the low-order byte in the U2TB register per each receive operation.

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit is set to 0, or while the external clock is held low when the CKPOL bit is set to 1.

- The RE bit in the U2C1 register = 1 (reception enabled)
- The TE bit in the U2C1 register = 1 (transmission enabled)
- The TI bit in the U2C1 register = 0 (data present in the U2TB register)

Clock Asynchronous Serial I/O (UART) Mode 22.7.2

Transmission/Reception 22.7.2.1

When the RTS function is used with an external clock, the RTS2 pin outputs "L," which informs the transmitting side that the MCU is ready for a receive operation. The RTS2 pin outputs "H" when a receive operation starts. Therefore, the transmit timing and receive timing can be synchronized by connecting the RTS2 pin to the $\overline{\text{CTS2}}$ pin of the transmitting side. The $\overline{\text{RTS}}$ function is disabled when an internal clock is selected.

22.7.2.2 **Transmission**

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock).

- The TE bit in the U2C1 register = 1 (transmission enabled)
- The TI bit in the U2C1 register = 0 (data present in the U2TB register)
- If the $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS2}}$ pin = "L"

Special Mode 1 (I²C Mode) 22.7.3

When generating start, stop, and restart conditions, set the STSPSEL bit in the U2SMR4 register to 0 and wait for more than half cycle of the transfer clock before changing each condition generation bit (STAREQ, RSTAREQ, and STPREQ) from 0 to 1.

23. Clock Synchronous Serial Interface

The clock synchronous serial interface is configured as follows.

Clock synchronous serial interface Synchronous serial communication unit (SSU) - Clock synchronous communication mode 4-wire bus communication mode I²C bus Interface -- I²C bus interface mode - Clock synchronous serial mode

The clock synchronous serial interface uses the registers at addresses 0193h to 019Dh. Registers, bits, symbols, and functions vary even for the same addresses depending on the mode. Refer to the registers of each function for details. Also, the differences between clock synchronous communication mode and clock synchronous serial mode are the options of the transfer clock, clock output format, and data output format.

Mode Selection 23.1

The clock synchronous serial interface has four modes.

Table 23.1 lists the Mode Selections. Refer to 24. Synchronous Serial Communication Unit (SSU), 25. I²C bus **Interface** and the sections that follow for details of each mode.

Table 23.1 Mode Selections

| IICSEL Bit in SSUIICSR Register | Bit 7 in 0198h (ICE Bit in ICCR1 Register) | Bit 0 in 019Dh (SSUMS Bit in SSMR2 Register, FS Bit in SAR Register) | Function | Mode |
|---------------------------------------|--|---|---------------------------------------|--------------------------------------|
| 0 | 0 | 0 | Synchronous serial communication unit | Clock synchronous communication mode |
| 0 | 0 | 1 | | 4-wire bus communication mode |
| 1 | 1 | 0 | I ² C bus interface | I ² C bus interface mode |
| 1 | 1 | 1 | | Clock synchronous serial mode |

24. Synchronous Serial Communication Unit (SSU)

Synchronous serial communication unit (SSU) supports clock synchronous serial data communication.

24.1 **Overview**

Table 24.1 shows a Synchronous Serial Communication Unit Specifications and Figure 24.1 shows a Block Diagram of Synchronous Serial Communication Unit.

Table 24.1 Synchronous Serial Communication Unit Specifications

| Item | Specification | | |
|-------------------------|--|--|--|
| Transfer data format | Transfer data length: 8 to 16 bits | | |
| | Continuous transmission and reception of serial data are supported since | | |
| | both transmitter and receiver have buffer structures. | | |
| Operating modes | Clock synchronous communication mode | | |
| | • 4-wire bus communication mode (including bidirectional communication) | | |
| Master/slave device | Selectable | | |
| I/O pins | SSCK (I/O): Clock I/O pin | | |
| | SSI (I/O): Data I/O pin | | |
| | SSO (I/O): Data I/O pin | | |
| | SCS (I/O): Chip-select I/O pin | | |
| Transfer clocks | When the MSS bit in the SSCRH register is set to 0 (operates as slave device) and are larger to a larger (figure from SSCR right). | | |
| | device), external clock is selected (input from SSCK pin). • When the MSS bit in the SSCRH register is set to 1 (operates as master | | |
| | device), internal clock (selectable among f1/256, f1/128, f1/64, f1/32, f1/16, | | |
| | f1/8 and f1/4, output from SSCK pin) is selected. | | |
| | Clock polarity and phase of SSCK can be selected. | | |
| Receive error detection | Overrun error | | |
| | Overrun error occurs during reception and completes in error. While the | | |
| | RDRF bit in the SSSR register is set to 1 (data in the SSRDR register) and | | |
| | when next serial data receive is completed, the ORER bit is set to 1. | | |
| Multimaster error | Conflict error | | |
| detection | When the SSUMS bit in the SSMR2 register is set to 1 (4-wire bus | | |
| | communication mode) and the MSS bit in the SSCRH register is set to 1 | | |
| | (operates as master device) and when starting a serial communication, the | | |
| | CE bit in the SSSR register is set to 1 if "L" applies to the SCS pin input. | | |
| | When the SSUMS bit in the SSMR2 register is set to 1 (4-wire bus | | |
| | communication mode), the MSS bit in the SSCRH register is set to 0 | | |
| | (operates as slave device) and the SCS pin input changes state from "L" to | | |
| | "H", the CE bit in the SSSR register is set to 1. | | |
| Interrupt requests | 5 interrupt requests (transmit-end, transmit-data-empty, receive-data-full, | | |
| | overrun error, and conflict error) ⁽¹⁾ . | | |
| Select functions | Data transfer direction | | |
| | Selects MSB-first or LSB-first | | |
| | SSCK clock polarity | | |
| | Selects "L" or "H" level when clock stops | | |
| | • SSCK clock phase | | |
| | Selects edge of data change and data download | | |

Note:

1. Synchronous serial communication unit has only one interrupt vector table.




Figure 24.1 **Block Diagram of Synchronous Serial Communication Unit**

Table 24.2 Pin Configuration of Synchronous Serial Communication Unit

| Pin Name | Assigned Pin | I/O | Function |
|----------|---------------------|-----|----------------------------|
| SSI | P3_3, P3_4, or P1_6 | I/O | Data I/O pin |
| SCS | P3_3 or P3_4 | I/O | Chip-select signal I/O pin |
| SSCK | P3_5 | I/O | Clock I/O pin |
| SSO | P3_7 | I/O | Data I/O pin |

24.2 Registers

24.2.1 **Module Standby Control Register (MSTCR)**

Address 0008h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|--------|--------|--------|----|----|----|
| Symbol | _ | _ | MSTTRC | MSTTRD | MSTIIC | _ | | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--|-----|
| b0 | _ | Nothing is assigned. If necessary, set to 0 |). When read, the content is 0. | |
| b1 | _ | | | |
| b2 | _ | | | |
| b3 | MSTIIC | SSU, I ² C bus standby bit | 0: Active | R/W |
| | | | 1: Standby ⁽¹⁾ | |
| b4 | MSTTRD | Peripheral function power consumption reduce bit | Set to 1. The power consumption of the peripheral functions can be reduced. | R/W |
| b5 | MSTTRC | Timer RC standby bit | 0: Active 1: Standby ⁽²⁾ | R/W |
| b6 | _ | Nothing is assigned. If necessary, set to 0 |). When read, the content is 0. | |
| b7 | _ | | | |

- 1. When the MSTIIC bit is set to 1 (standby), any access to the SSU or the I²C bus associated registers (addresses 0193h to 019Dh) is disabled.
- 2. When the MSTTRC bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0120h to 0133h) is disabled.

SSU/IIC Pin Select Register (SSUIICSR) 24.2.2

Address 018Ch

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|----|----|--------|
| Symbol | _ | _ | _ | _ | _ | _ | _ | IICSEL |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--|-----|
| b0 | IICSEL | SSU/I ² C bus switch bit | 0: SSU function selected 1: I ² C bus function selected | R/W |
| b1 | _ | Reserved bit | Set to 0. | R/W |
| b2 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | |
| b3 | _ | | | |
| b4 | _ | Reserved bits | Set to 0. | R/W |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

SS Bit Counter Register (SSBR) 24.2.3

| Address | 0193h | | | | | | | |
|-------------|-------|----|----|----|-----|-----|-----|-----|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | _ | _ | _ | BS3 | BS2 | BS1 | BS0 |
| After Reset | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|-------------------------------------|-----|
| b0 | BS0 | SSU data transfer length set bit (1) | b3 b2 b1 b0 | R/W |
| b1 | BS1 | | 0 0 0 0: 16 bits 1 0 0 0: 8 bits | R/W |
| b2 | BS2 | | 1 0 0 0 1: 9 bits | R/W |
| b3 | BS3 | | 1 0 1 0: 10 bits | R/W |
| | | | 1 0 1 1: 11 bits | |
| | | | 1 1 0 0: 12 bits | |
| | | | 1 1 0 1: 13 bits | |
| | | | 1 1 1 0: 14 bits | |
| | | | 1 1 1 1: 15 bits | |
| b4 | _ | Nothing is assigned. If necessary, set t | o 0. When read, the content is 1. | _ |
| b5 | _ | | | _ |
| b6 | _ | | | _ |
| b7 | _ | | | _ |

Note:


To set the SSBR register, set the RE bit in the SSER register to 0 and the TE bit to 0.

Bits BS0 to BS3 (SSU Data Transfer Length Set Bit)

As the SSU data transfer length, 8 to 16 bits can be used.

24.2.4 SS Transmit Data Register (SSTDR)

Address 0195h to 0194h Bit b6 b5 b4 b3 b2 b0 b7 b1 Symbol After Reset



| Bit | Symbol | Function | R/W |
|-----------|--------|---|-----|
| b15 to b0 | _ | Store the transmit data. The stored transmit data is transferred to the SSTRSR register and transmission is started when it is detected that the SSTRSR register is empty. When the next transmit data is written to the SSTDR register during the data transmission from the SSTRSR register, the data can be transmitted continuously. When the MLS bit in the SSMR register is set to 1 (transfer data with LSB-first), the data in which MSB and LSB are reversed is read, after writing to the SSTDR register. | R/W |

^{1.} Do not write to bits BS0 to BS3 during SSU operation. Write to these bits when the RE bit in the SSER register is set to 0 (reception disabled) and the TE bit is set to 0 (transmission disabled).

R8C/33A Group

24.2.5 SS Receive Data Register (SSRDR)

| Address | 0197h to 0 |)196h | | | | | | |
|-------------|------------|-------|-----|-----|-----|-----|----|----|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ |
| After Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | | | | | | | | |
| Bit | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 |
| Symbol | _ | _ | | _ | | | _ | _ |
| After Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| Bit | Symbol | Function | R/W |
|-----------|--------|---|-----|
| b15 to b0 | | Store the receive data. (1) The receive data is transferred to the SSRDR register and the receive operation is completed when 1 byte of data has been received by the SSTRSR register. At this time, the next receive operation is possible. Continuous reception is possible using registers SSTRSR and SSRDR. | R |

Note:

1. The SSRDR register retains the data received before an overrun error occurs (ORER bit in the SSSR register set to 1 (overrun error)). When an overrun error occurs, the receive data may contain errors and therefore should be discarded.

24.2.6 SS Control Register H (SSCRH)

Address 0198h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|-------|-----|----|----|------|------|------|
| Symbol | _ | RSSTP | MSS | _ | _ | CKS2 | CKS1 | CKS0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|------------------------------------|--|-----|
| b0 | CKS0 | Transfer clock select bit (1) | b2 b1 b0 | R/W |
| b1 | CKS1 | | 0 0 0: f1/256 | R/W |
| b2 | CKS2 | | 0 0 1: f1/128 | R/W |
| | | | 0 1 0: f1/64 | |
| | | | 0 1 1: f1/32 | |
| | | | 1 0 0: f1/16 | |
| | | | 1 0 1: f1/8 | |
| | | | 1 1 0: f1/4 | |
| | | | 1 1 1: Do not set. | |
| b3 | _ | Nothing is assigned. If necessary, | set to 0. When read, the content is 0. | _ |
| b4 | _ | | | |
| b5 | MSS | Master/slave device select bit (2) | 0: Operates as slave device | R/W |
| | | | 1: Operates as master device | |
| b6 | RSSTP | Receive single stop bit (3) | 0: Maintains receive operation after receiving 1 byte of | R/W |
| | | | data | |
| | | | 1: Completes receive operation after receiving 1 byte | |
| | | | of data | |
| b7 | _ | Nothing is assigned. If necessary, | set to 0. When read, the content is 0. | _ |

- 1. The set clock is used when the internal clock is selected.
- 2. The SSCK pin functions as the transfer clock output pin when the MSS bit is set to 1 (operates as master device). The MSS bit is set to 0 (operates as slave device) when the CE bit in the SSSR register is set to 1 (conflict error occurs).
- 3. The RSSTP bit is disabled when the MSS bit is set to 0 (operates as slave device).

24.2.7 SS Control Register L (SSCRL)

Address 0199h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|-------------|----|----|-----|------|----|----|------|----|---|
| Symbol | _ | _ | SOL | SOLP | _ | _ | SRES | _ | |
| After Reset | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | - |

| Bit | Symbol | Bit Name | Function | R/W | | | |
|-----|--------|---|---|-----|--|--|--|
| b0 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 1. | | | | | |
| b1 | SRES | SSU control unit reset bit | Writing 1 to this bit resets the SSU control unit and the SSTRSR register. | R/W | | | |
| | | | The value in the SSU internal register (1) is retained. | | | | |
| b2 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 1. | | | | | |
| b3 | _ | | | | | | |
| b4 | SOLP | SOL write protect bit (2) | The output level can be changed by the SOL bit when this bit is set to 0. The SOLP bit remains unchanged even if 1 is written to it. When read, the content is 1. | R/W | | | |
| b5 | SOL | Serial data output value setting bit | When read 0: The serial data output is set to "L". 1: The serial data output is set to "H". When written (2, 3) 0: The data output is "L" after the serial data output. 1: The data output is "H" after the serial data output. | R/W | | | |
| b6 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 1. | | | | | |
| b7 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | | | | |

- 1. Registers SSBR, SSCRH, SSCRL, SSMR, SSER, SSSR, SSMR2, SSTDR, and SSRDR.
- 2. The data output after serial data is output can be changed by writing to the SOL bit before or after transfer. When writing to the SOL bit, set the SOLP bit to 0 and the SOL bit to 0 or 1 simultaneously by the MOV instruction.
- 3. Do not write to the SOL bit during data transfer.

SS Mode Register (SSMR) 24.2.8

Address 019Ah

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-----|------|------|----|-----|-----|-----|-----|
| Symbol | MLS | CPOS | CPHS | _ | BC3 | BC2 | BC1 | BC0 |
| After Reset | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--|-----|
| b0 | BC0 | Bits counter 3 to 0 | b3 b2 b1 b0 | R |
| b1 | BC1 | | 0 0 0 0: 16 bits left 0 0 0 1: 1 bit left | R |
| b2 | BC2 | | 0 0 1 0: 2 bits left | R |
| b3 | BC3 | 1 | 0 0 1 0. 2 bits left | R |
| | | | 0 1 0 0: 4 bits left | |
| | | | 0 1 0 1: 5 bits left | |
| | | | 0 1 1 0: 6 bits left | |
| | | | 0 1 1 1: 7 bits left | |
| | | | 1 0 0 0: 8 bits left | |
| | | | 1 0 0 1: 9 bits left | |
| | | | 1 0 1 0: 10 bits left | |
| | | | 1 0 1 1: 11 bits left | |
| | | | 1 1 0 0: 12 bits left | |
| | | | 1 1 0 1: 13 bits left | |
| | | | 1 1 1 0: 14 bits left | |
| | | | 1 1 1 1: 15 bits left | |
| b4 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 1. | _ |
| b5 | CPHS | SSCK clock phase select bit (1) | 0: Change data at odd edge | R/W |
| | | | (Download data at even edge) | |
| | | | 1: Change data at even edge | |
| | | | (Download data at odd edge) | |
| b6 | CPOS | SSCK clock polarity select bit (1) | 0: "H" when clock stops | R/W |
| | | | 1: "L" when clock stops | |
| b7 | MLS | MSB first/LSB first select bit | 0: Transfers data MSB first | R/W |
| | | | 1: Transfers data LSB first | |

Note:

1. Refer to 24.3.1.1 Association between Transfer Clock Polarity, Phase, and Data for the settings of the CPHS and CPOS bits.

SS Enable Register (SSER) 24.2.9

Address 019Bh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-----|------|-----|----|----|----|----|------|
| Symbol | TIE | TEIE | RIE | TE | RE | _ | _ | CEIE |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|----------|--------|-------------------------------------|--|-----|
| b0 | CEIE | Conflict error interrupt enable bit | Disables conflict error interrupt request Enables conflict error interrupt request | R/W |
| b1 b2 | _ | Nothing is assigned. If necessary, | set to 0. When read, the content is 0. | _ |
| b3 | RE | Receive enable bit | 0: Disables receive 1: Enables receive | R/W |
| b4 | TE | Transmit enable bit | Disables transmit Enables transmit | R/W |
| b5 | RIE | Receive interrupt enable bit | Disables receive data full and overrun error interrupt request Enables receive data full and overrun error interrupt request | R/W |
| b6 | TEIE | Transmit end interrupt enable bit | Disables transmit end interrupt request Enables transmit end interrupt request | R/W |
| b7 | TIE | Transmit interrupt enable bit | Disables transmit data empty interrupt request Enables transmit data empty interrupt request | R/W |

24.2.10 SS Status Register (SSSR)

Address 019Ch

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|------|------|------|----|----|------|----|----|
| Symbol | TDRE | TEND | RDRF | _ | _ | ORER | _ | CE |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--|-----|
| b0 | CE | Conflict error flag (1) | 0: No conflict errors generated | R/W |
| | | | 1: Conflict errors generated (2) | |
| b1 | _ | Nothing is assigned. If necessary, s | set to 0. When read, the content is 0. | _ |
| b2 | ORER | Overrun error flag (1) | 0: No overrun errors generated | R/W |
| | | | 1: Overrun errors generated (3) | |
| b3 | _ | Nothing is assigned. If necessary, s | set to 0. When read, the content is 0. | _ |
| b4 | _ | | | |
| b5 | RDRF | Receive data register full flag (1, 4) | 0: No data in SSRDR register | R/W |
| | | | 1: Data in SSRDR register | |
| b6 | TEND | Transmit end flag (1, 5) | 0: The TDRE bit is set to 0 when transmitting the last | R/W |
| | | | bit of transmit data | |
| | | | 1: The TDRE bit is set to 1 when transmitting the last | |
| | | | bit of transmit data | |
| b7 | TDRE | Transmit data empty flag (1, 5, 6) | 0: Data is not transferred from registers SSTDR to | R/W |
| | | | SSTRSR | |
| | | | 1: Data is transferred from registers SSTDR to | |
| | | | SSTRSR | |

Notes:

- 1. Writing 1 to CE, ORER, RDRF, TEND, or TDRE bits is invalid. To set any of these bits to 0, first read 1 then write
- 2. When the serial communication is started while the SSUMS bit in the SSMR2 register is set to 1 (four-wire bus communication mode) and the MSS bit in the SSCRH register is set to 1 (operates as master device), the CE bit is set to 1 if "L" is applied to the SCS pin input. Refer to 24.5.4 SCS Pin Control and Arbitration for more information.
 - When the SSUMS bit in the SSMR2 register is set to 1 (four-wire bus communication mode), the MSS bit in the SSCRH register is set to 0 (operates as slave device) and the SCS pin input changes the level from "L" to "H" during transfer, the CE bit is set to 1.
- 3. Indicates when overrun errors occur and receive completes by error reception. If the next serial data receive operation is completed while the RDRF bit is set to 1 (data in the SSRDR register), the ORER bit is set to 1. After the ORER bit is set to 1 (overrun error), receive operation is disabled while the bit remains 1.
- 4. The RDRF bit is set to 0 when reading out the data from the SSRDR register.
- 5. Bits TEND and TDRE are set to 0 when writing data to the SSTDR register.
- 6. The TDRE bit is set to 1 when the TE bit in the SSER register is set to 1 (transmit enabled).

If the SSSR register is accessed continuously, insert one or more NOP instructions between the instructions used for access.

24.2.11 SS Mode Register 2 (SSMR2)

Address 019Dh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|------|------|------|------|-------|------|------|-------|
| Symbol | BIDE | SCKS | CSS1 | CSS0 | SCKOS | SOOS | CSOS | SSUMS |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|--|-----|
| b0 | SSUMS | SSU mode select bit (1) | Clock synchronous communication mode Four-wire bus communication mode | R/W |
| b1 | CSOS | SCS pin open drain output select bit | 0: CMOS output 1: N-channel open-drain output | R/W |
| b2 | SOOS | Serial data pin open output drain select bit ⁽¹⁾ | 0: CMOS output ⁽⁵⁾ 1: N-channel open-drain output | R/W |
| b3 | SCKOS | SSCK pin open drain output select bit | 0: CMOS output 1: N-channel open-drain output | R/W |
| b4 | CSS0 | SCS pin select bit (2) | b5 b4 | R/W |
| b5 | CSS1 | | 0 0: Functions as port 0 1: Functions as SCS input pin 1 0: Functions as SCS output pin (3) 1 1: Functions as SCS output pin (3) | R/W |
| b6 | SCKS | SSCK pin select bit | Functions as port Functions as serial clock pin | R/W |
| b7 | BIDE | Bidirectional mode enable bit (1, 4) | O: Standard mode (communication using 2 pins of data input and data output) 1: Bidirectional mode (communication using 1 pin of data input and data output) | R/W |

- 1. Refer to 24.3.2.1 Association between Data I/O Pins and SS Shift Register for information on combinations of data I/O pins.
- 2. The SCS pin functions as a port, regardless of the values of bits CSS0 and CSS1 when the SSUMS bit is set to 0 (clock synchronous communication mode).
- 3. This bit functions as the \overline{SCS} input pin before starting transfer.
- 4. The BIDE bit is disabled when the SSUMS bit is set to 0 (clock synchronous communication mode).
- 5. When the SOOS bit is set to 0 (CMOS output), set the port direction register bits corresponding to pins SSI and SSO to 0 (input mode).

24.3 **Common Items for Multiple Modes**

24.3.1 **Transfer Clock**

The transfer clock can be selected from among seven internal clocks (f1/256, f1/128, f1/64, f1/32, f1/16, f1/8, and f1/4) and an external clock.

When using synchronous serial communication unit, set the SCKS bit in the SSMR2 register to 1 and select the SSCK pin as the serial clock pin.

When the MSS bit in the SSCRH register is set to 1 (operates as master device), an internal clock can be selected and the SSCK pin functions as output. When transfer is started, the SSCK pin outputs clocks of the transfer rate selected by bits CKS0 to CKS2 in the SSCRH register.

When the MSS bit in the SSCRH register is set to 0 (operates as slave device), an external clock can be selected and the SSCK pin functions as input.

24.3.1.1 Association between Transfer Clock Polarity, Phase, and Data

The association between the transfer clock polarity, phase and data changes according to the combination of the SSUMS bit in the SSMR2 register and bits CPHS and CPOS in the SSMR register.

Figure 24.2 shows the Association between Transfer Clock Polarity, Phase, and Transfer Data.

Also, the MSB-first transfer or LSB-first transfer can be selected by setting the MLS bit in the SSMR register. When the MLS bit is set to 1, transfer is started from the LSB and proceeds to the MSB. When the MLS bit is set to 0, transfer is started from the MSB and proceeds to the LSB.




Figure 24.2 Association between Transfer Clock Polarity, Phase, and Transfer Data

SS Shift Register (SSTRSR) 24.3.2

The SSTRSR register is a shift register for transmitting and receiving serial data.

When transmit data is transferred from the SSTDR register to the SSTRSR register and the MLS bit in the SSMR register is set to 0 (MSB-first), the bit 0 in the SSTDR register is transferred to bit 0 in the SSTRSR register. When the MLS bit is set to 1 (LSB-first), bit 7 in the SSTDR register is transferred to bit 0 in the SSTRSR register.

24.3.2.1 Association between Data I/O Pins and SS Shift Register

The connection between the data I/O pins and SSTRSR register (SS shift register) changes according to a combination of the MSS bit in the SSCRH register and the SSUMS bit in the SSMR2 register. The connection also changes according to the BIDE bit in the SSMR2 register.

Figure 24.3 shows the Association between Data I/O Pins and SSTRSR Register.




Figure 24.3 Association between Data I/O Pins and SSTRSR Register

24.3.3 Interrupt Requests

Synchronous serial communication unit has five interrupt requests: transmit data empty, transmit end, receive data full, overrun error, and conflict error. Since these interrupt requests are assigned to the synchronous serial communication unit interrupt vector table, determining interrupt sources by flags is required.

Table 24.3 shows the Synchronous Serial Communication Unit Interrupt Requests.

Table 24.3 Synchronous Serial Communication Unit Interrupt Requests

| Interrupt Request | Abbreviation | Generation Condition |
|---------------------|--------------|----------------------|
| Transmit data empty | TXI | TIE = 1, TDRE = 1 |
| Transmit end | TEI | TEIE = 1, TEND = 1 |
| Receive data full | RXI | RIE = 1, RDRF = 1 |
| Overrun error | OEI | RIE = 1, ORER = 1 |
| Conflict error | CEI | CEIE = 1, CE = 1 |

CEIE, RIE, TEIE and TIE: Bits in SSER register ORER, RDRF, TEND and TDRE: Bits in SSSR register

If the generation conditions in Table 24.3 are met, a synchronous serial communication unit interrupt request is generated. Set each interrupt source to 0 by a synchronous serial communication unit interrupt routine.

However, the TDRE and TEND bits are automatically set to 0 by writing transmit data to the SSTDR register and the RDRF bit is automatically set to 0 by reading the SSRDR register. In particular, the TDRE bit is set to 1 (data transmitted from registers SSTDR to SSTRSR) at the same time transmit data is written to the SSTDR register. Setting the TDRE bit to 0 (data not transmitted from registers SSTDR to SSTRSR) can cause an additional byte of data to be transmitted.

Communication Modes and Pin Functions 24.3.4

Synchronous serial communication unit switches the functions of the I/O pins in each communication mode according to the setting of the MSS bit in the SSCRH register and bits RE and TE in the SSER register. Table 24.4 shows the Association between Communication Modes and I/O Pins.

Table 24.4 Association between Communication Modes and I/O Pins

| Communication Mode | | ŀ | Bit Setting | | | | Pin State | | |
|------------------------|-------|----------|-------------|----|----|--------|-----------|--------|--|
| Communication wode | SSUMS | BIDE | MSS | TE | RE | SSI | SSO | SSCK | |
| Clock synchronous | 0 | Disabled | 0 | 0 | 1 | Input | _ (1) | Input | |
| communication mode | | | | 1 | 0 | _ (1) | Output | Input | |
| | | | | | 1 | Input | Output | Input | |
| | | | 1 | 0 | 1 | Input | _ (1) | Output | |
| | | | | 1 | 0 | _ (1) | Output | Output | |
| | | | | | 1 | Input | Output | Output | |
| 4-wire bus | 1 | 0 | 0 | 0 | 1 | _ (1) | Input | Input | |
| communication mode | | | | 1 | 0 | Output | _ (1) | Input | |
| | | | | | 1 | Output | Input | Input | |
| | | | 1 | 0 | 1 | Input | _ (1) | Output | |
| | | | | 1 | 0 | _ (1) | Output | Output | |
| | | | | | 1 | Input | Output | Output | |
| 4-wire bus | 1 | 1 | 0 | 0 | 1 | _ (1) | Input | Input | |
| (bidirectional) | | | | 1 | 0 | _ (1) | Output | Input | |
| communication mode (2) | | | 1 | 0 | 1 | _ (1) | Input | Output | |
| | | | | 1 | 0 | _ (1) | Output | Output | |

Notes:

- 1. This pin can be used as a programmable I/O port.
- 2. Do not set both bits TE and RE to 1 in 4-wire bus (bidirectional) communication mode.

SSUMS and BIDE: Bits in SSMR2 register

MSS: Bit in SSCRH register TE and RE: Bits in SSER register


Clock Synchronous Communication Mode 24.4

24.4.1 **Initialization in Clock Synchronous Communication Mode**

Figure 24.4 shows Initialization in Clock Synchronous Communication Mode. To initialize, set the TE bit in the SSER register to 0 (transmit disabled) and the RE bit to 0 (receive disabled) before data transmission or reception.

Set the TE bit to 0 and the RE bit to 0 before changing the communication mode or format.

Setting the RE bit to 0 does not change the contents of flags RDRF and ORER or the contents of the SSRDR register.



Initialization in Clock Synchronous Communication Mode Figure 24.4

24.4.2 **Data Transmission**

Figure 24.5 shows an Example of Synchronous Serial Communication Unit Operation for Data Transmission (Clock Synchronous Communication Mode). During data transmission, the synchronous serial communication unit operates as described below.

When synchronous serial communication unit is set as a master device, it outputs a synchronous clock and data. When synchronous serial communication unit is set as a slave device, it outputs data synchronized with the input clock.

When the TE bit is set to 1 (transmit enabled) before writing the transmit data to the SSTDR register, the TDRE bit is automatically set to 0 (data not transferred from registers SSTDR to SSTRSR) and the data is transferred from registers SSTDR to SSTRSR.

After the TDRE bit is set to 1 (data transferred from registers SSTDR to SSTRSR), transmission starts. When the TIE bit in the SSER register is set to 1, the TXI interrupt request is generated. When one frame of data is transferred while the TDRE bit is set to 0, data is transferred from registers SSTDR to SSTRSR and transmission of the next frame is started. If the 8th bit is transmitted while the TDRE bit is set to 1, the TEND bit in the SSSR register is set to 1 (the TDRE bit is set to 1 when the last bit of the transmit data is transmitted) and the state is retained. The TEI interrupt request is generated when the TEIE bit in the SSER register is set to 1 (transmit-end interrupt request enabled). The SSCK pin is fixed "H" after transmit-end.

Transmission cannot be performed while the ORER bit in the SSSR register is set to 1 (overrun error). Confirm that the ORER bit is set to 0 before transmission.

Figure 24.6 shows a Sample Flowchart of Data Transmission (Clock Synchronous Communication Mode). The data transfer length can be set from 8 to 16 bits using the SSBR register.




Figure 24.5 **Example of Synchronous Serial Communication Unit Operation for Data Transmission (Clock Synchronous Communication Mode)**




Figure 24.6 Sample Flowchart of Data Transmission (Clock Synchronous Communication Mode)

24.4.3 **Data Reception**

Figure 24.7 shows an Example of Synchronous Serial Communication Unit Operation for Data Reception (Clock Synchronous Communication Mode).

During data reception, synchronous serial communication unit operates as described below. When the synchronous serial communication unit is set as the master device, it outputs a synchronous clock and inputs data. When synchronous serial communication unit is set as a slave device, it inputs data synchronized with the input clock.

When synchronous serial communication unit is set as a master device, it outputs a receive clock and starts receiving by performing dummy read of the SSRDR register.

After 8 bits of data are received, the RDRF bit in the SSSR register is set to 1 (data in the SSRDR register) and receive data is stored in the SSRDR register. When the RIE bit in the SSER register is set to 1 (RXI and OEI interrupt requests enabled), the RXI interrupt request is generated. If the SSDR register is read, the RDRF bit is automatically set to 0 (no data in the SSRDR register).

Read the receive data after setting the RSSTP bit in the SSCRH register to 1 (after receiving 1 byte of data, the receive operation is completed). Synchronous serial communication unit outputs a clock for receiving 8 bits of data and stops. After that, set the RE bit in the SSER register to 0 (receive disabled) and the RSSTP bit to 0 (receive operation is continued after receiving the 1 byte of data) and read the receive data. If the SSRDR register is read while the RE bit is set to 1 (receive enabled), a receive clock is output again.

When the 8th clock rises while the RDRF bit is set to 1, the ORER bit in the SSSR register is set to 1 (overrun error: OEI) and the operation is stopped. When the ORER bit is set to 1, receive cannot be performed. Confirm that the ORER bit is set to 0 before restarting receive.

Figure 24.8 shows a Sample Flowchart of Data Reception (MSS = 1) (Clock Synchronous Communication Mode).

The data transfer length can be set from 8 to 16 bits using the SSBR register.




Figure 24.7 **Example of Synchronous Serial Communication Unit Operation for Data Reception** (Clock Synchronous Communication Mode)




Figure 24.8 Sample Flowchart of Data Reception (MSS = 1) (Clock Synchronous Communication Mode)

24.4.3.1 **Data Transmission/Reception**

Data transmission/reception is an operation combining data transmission and reception which were described earlier. Transmission/reception is started by writing data to the SSTDR register.

When the 8th clock rises or the ORER bit is set to 1 (overrun error) while the TDRE bit is set to 1 (data is transferred from registers SSTDR to SSTRSR), the transmit/receive operation is stopped.

When switching from transmit mode (TE = 1) or receive mode (RE = 1) to transmit/receive mode (TE = RE = 1), set the TE bit to 0 and RE bit to 0 before switching. After confirming that the TEND bit is set to 0 (the TDRE bit is set to 0 when the last bit of the transmit data is transmitted), the RDRF bit is set to 0 (no data in the SSRDR register), and the ORER bit is set to 0 (no overrun error), set bits TE and RE to 1.

Figure 24.9 shows a Sample Flowchart of Data Transmission/Reception (Clock Synchronous Communication Mode).

The data transfer length can be set from 8 to 16 bits using the SSBR register.




Figure 24.9 Sample Flowchart of Data Transmission/Reception (Clock Synchronous **Communication Mode)**

Operation in 4-Wire Bus Communication Mode 24.5

In 4-wire bus communication mode, a 4-wire bus consisting of a clock line, a data input line, a data output line, and a chip select line is used for communication. This mode includes bidirectional mode in which the data input line and data output line function as a single pin.

The data input line and output line change according to the settings of the MSS bit in the SSCRH register and the BIDE bit in the SSMR2 register. For details, refer to 24.3.2.1 Association between Data I/O Pins and SS Shift Register. In this mode, clock polarity, phase, and data settings are performed by bits CPOS and CPHS in the SSMR register. For details, refer to 24.3.1.1 Association between Transfer Clock Polarity, Phase, and Data.

When this MCU is set as the master device, the chip select line controls output. When synchronous serial communication unit is set as a slave device, the chip select line controls input. When it is set as the master device, the chip select line controls output of the \overline{SCS} pin or controls output of a general port according to the setting of the CSS1 bit in the SSMR2 register. When the MCU is set as a slave device, the chip select line sets the \overline{SCS} pin as an input pin by setting bits CSS1 and CSS0 in the SSMR2 register to 01b.

In 4-wire bus communication mode, the MLS bit in the SSMR register is set to 0 and communication is performed MSB-first.

24.5.1 Initialization in 4-Wire Bus Communication Mode

Figure 24.10 shows Initialization in 4-Wire Bus Communication Mode. Before the data transit/receive operation, set the TE bit in the SSER register to 0 (transmit disabled), the RE bit in the SSER register to 0 (receive disabled), and initialize the synchronous serial communication unit.

To change the communication mode or format, set the TE bit to 0 and the RE bit to 0 before making the change. Setting the RE bit to 0 does not change the settings of flags RDRF and ORER or the contents of the SSRDR register.




Figure 24.10 Initialization in 4-Wire Bus Communication Mode

24.5.2 **Data Transmission**

Figure 24.11 shows an Example of Synchronous Serial Communication Unit Operation during Data Transmission (4-Wire Bus Communication Mode). During the data transmit operation, synchronous serial communication unit operates as described below.

When the MCU is set as the master device, it outputs a synchronous clock and data. When the MCU is set as a slave device, it outputs data in synchronization with the input clock while the \overline{SCS} pin is "L".

When the transmit data is written to the SSTDR register after setting the TE bit to 1 (transmit enabled), the TDRE bit is automatically set to 0 (data has not been transferred from registers SSTDR to SSTRSR) and the data is transferred from registers SSTDR to SSTRSR. After the TDRE bit is set to 1 (data is transferred from registers SSTDR to SSTRSR), transmission starts. When the TIE bit in the SSER register is set to 1, a TXI interrupt request is generated.

After 1 frame of data is transferred while the TDRE bit is set to 0, the data is transferred from registers SSTDR to SSTRSR and transmission of the next frame is started. If the 8th bit is transmitted while TDRE is set to 1, TEND in the SSSR register is set to 1 (when the last bit of the transmit data is transmitted, the TDRE bit is set to 1) and the state is retained. If the TEIE bit in the SSER register is set to 1 (transmit-end interrupt requests enabled), a TEI interrupt request is generated. The SSCK pin remains "H" after transmit-end and the SCS pin is held "H". When transmitting continuously while the SCS pin is held "L", write the next transmit data to the SSTDR register before transmitting the 8th bit.

Transmission cannot be performed while the ORER bit in the SSSR register is set to 1 (overrun error). Confirm that the ORER bit is set to 0 before transmission.

In contrast to the clock synchronous communication mode, the SSO pin is placed in high-impedance state while the SCS pin is placed in high-impedance state when operating as a master device and the SSI pin is placed in high-impedance state while the \overline{SCS} pin is placed in "H" input state when operating as a slave device.

The sample flowchart is the same as that for the clock synchronous communication mode (refer to Figure 24.6 Sample Flowchart of Data Transmission (Clock Synchronous Communication Mode)).

The data transfer length can be set from 8 to 16 bits using the SSBR register.




Figure 24.11 Example of Synchronous Serial Communication Unit Operation during Data Transmission (4-Wire Bus Communication Mode)

Data Reception 24.5.3

Figure 24.12 shows an Example of Synchronous Serial Communication Unit Operation during Data Reception (4-Wire Bus Communication Mode). During data reception, synchronous serial communication unit operates as described below.

When the MCU is set as the master device, it outputs a synchronous clock and inputs data. When the MCU is set as a slave device, it outputs data synchronized with the input clock while the SCS pin receives "L" input. When the MCU is set as the master device, it outputs a receive clock and starts receiving by performing a dummy read of the SSRDR register.

After 8 bits of data are received, the RDRF bit in the SSSR register is set to 1 (data in the SSRDR register) and receive data is stored in the SSRDR register. When the RIE bit in the SSER register is set to 1 (RXI and OEI interrupt requests enabled), an RXI interrupt request is generated. When the SSRDR register is read, the RDRF bit is automatically set to 0 (no data in the SSRDR register).

Read the receive data after setting the RSSTP bit in the SSCRH register to 1 (after receiving 1-byte data, the receive operation is completed). Synchronous serial communication unit outputs a clock for receiving 8 bits of data and stops. After that, set the RE bit in the SSER register to 0 (receive disabled) and the RSSTP bit to 0 (receive operation is continued after receiving 1-byte data) and read the receive data. When the SSRDR register is read while the RE bit is set to 1 (receive enabled), a receive clock is output again.

When the 8th clock rises while the RDRF bit is set to 1, the ORER bit in the SSSR register is set to 1 (overrun error: OEI) and the operation is stopped. When the ORER bit is set to 1, reception cannot be performed. Confirm that the ORER bit is set to 0 before restarting reception.

The timing with which bits RDRF and ORER are set to 1 varies depending on the setting of the CPHS bit in the SSMR register. Figure 24.12 shows when bits RDRF and ORER are set to 1.

When the CPHS bit is set to 1 (data download at the odd edges), bits RDRF and ORER are set to 1 at some point during the frame.

The sample flowchart is the same as that for the clock synchronous communication mode (refer to Figure 24.8 Sample Flowchart of Data Reception (MSS = 1) (Clock Synchronous Communication Mode)).

The data transfer length can be set from 8 to 16 bits using the SSBR register.




Figure 24.12 Example of Synchronous Serial Communication Unit Operation during Data Reception (4-Wire Bus Communication Mode)

24.5.4 SCS Pin Control and Arbitration

When setting the SSUMS bit in the SSMR2 register to 1 (4-wire bus communication mode) and the CSS1 bit in the SSMR2 register to 1 (functions as \overline{SCS} output pin), set the MSS bit in the SSCRH register to 1 (operates as the master device) and check the arbitration of the \overline{SCS} pin before starting serial transfer. If synchronous serial communication unit detects that the synchronized internal \overline{SCS} signal is held "L" in this period, the CE bit in the SSSR register is set to 1 (conflict error) and the MSS bit is automatically set to 0 (operates as a slave device).

Figure 24.13 shows the Arbitration Check Timing.

Future transmit operations are not performed while the CE bit is set to 1. Set the CE bit to 0 (no conflict error) before starting transmission.




Figure 24.13 Arbitration Check Timing

Notes on Synchronous Serial Communication Unit 24.6

Set the IICSEL bit in the SSUIICSR register to 0 (select SSU function) to use the synchronous serial communication unit function.

25. I2C bus Interface R8C/33A Group

25. I²C bus Interface

The I²C bus interface is the circuit that performs serial communication based on the data transfer format of the Philips I²C bus.

25.1 Overview

Table 25.1 lists the I²C bus Interface Specifications, Figure 25.1 shows an I²C bus interface Block Diagram, and Figure 25.2 shows the External Circuit Connection Example of Pins SCL and SDA, Table 25.2 lists the Pin Configuration of I²C bus Interface.

Table 25.1 I²C bus Interface Specifications

| Item | Specification |
|-------------------------|---|
| Communication formats | I²C bus format Selectable as master/slave device. Continuous transmit/receive operation (because the shift register, transmit data register, and receive data register are independent.) Start/stop conditions are automatically generated in master mode. Automatic loading of the acknowledge bit during transmission Bit synchronization/wait function (In master mode, the state of the SCL signal is monitored per bit and the timing is synchronized automatically. If the transfer is not possible yet, the SCL signal goes "L" and the interface stands by.) Support for direct drive of pins SCL and SDA (N-channel open-drain output) Clock synchronous serial format Continuous transmit/receive operation (because the shift register, transmit data register, and receive data register are independent.) |
| I/O pins | SCL (I/O): Serial clock I/O pin SDA (I/O): Serial data I/O pin |
| Transfer clocks | When the MST bit in the ICCR1 register is set to 0. External clock (input from the SCL pin) When the MST bit in the ICCR1 register is set to 1. Internal clock selected by bits CKS0 to CKS3 in the ICCR1 register (output from the SCL pin) |
| Receive error detection | Overrun error detection (clock synchronous serial format) Indicates an overrun error during reception. When the last bit of the next unit of data is received while the RDRF bit in the ICSR register is set to 1 (data in the ICDRR register), the AL bit is set to 1. |
| Interrupt sources | I²C bus format |
| Selectable functions | I ² C bus format Selectable output level for the acknowledge signal during reception. Clock synchronous serial format MSB-first or LSB-first selectable as the data transfer direction. |

Note:

1. All sources use one interrupt vector for I²C bus interface.

^{*} I²C bus is a trademark of Koninklijke Philips Electronics N. V.

R8C/33A Group 25. I²C bus Interface





Figure 25.1 I²C bus interface Block Diagram

Table 25.2 Pin Configuration of I²C bus Interface

| Pin Name | Assigned Pin | Function |
|----------|--------------|---------------|
| SCL | P3_5 | Clock I/O pin |
| SDA | P3_7 | Data I/O pin |



External Circuit Connection Example of Pins SCL and SDA Figure 25.2

25.2 Registers

Module Standby Control Register (MSTCR) 25.2.1

Address 0008h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|--------|--------|--------|----|----|----|
| Symbol | _ | _ | MSTTRC | MSTTRD | MSTIIC | _ | | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W | | | |
|-----|--------|---|--|-----|--|--|--|
| b0 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | | | | |
| b1 | _ | | | | | | |
| b2 | _ | | | | | | |
| b3 | MSTIIC | SSU, I ² C bus standby bit | 0: Active | R/W | | | |
| | | | 1: Standby ⁽¹⁾ | | | | |
| b4 | MSTTRD | Peripheral function power consumption reduce bit | Set to 1. The power consumption of the peripheral functions can be reduced. | R/W | | | |
| b5 | MSTTRC | Timer RC standby bit | 0: Active 1: Standby ⁽²⁾ | R/W | | | |
| b6 | _ | Nothing is assigned. If necessary, set to 0 |). When read, the content is 0. | | | | |
| b7 | _ | | | | | | |

- 1. When the MSTIIC bit is set to 1 (standby), any access to the SSU or the I²C bus associated registers (addresses 0193h to 019Dh) is disabled.
- 2. When the MSTTRC bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0120h to 0133h) is disabled.


SSU/IIC Pin Select Register (SSUIICSR) 25.2.2

Address 018Ch

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|----|----|--------|
| Symbol | _ | _ | _ | _ | _ | _ | _ | IICSEL |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Bit | Symbol | Bit Name | Function | R/W | | |
|-----|--------|---|---|-----|--|--|
| b0 | IICSEL | SSU/I ² C bus switch bit | 0: SSU function selected | R/W | | |
| | | | 1: I ² C bus function selected | | | |
| b1 | _ | Reserved bit | Set to 0. | R/W | | |
| b2 | _ | Nothing is assigned. If necessary, set to 0. When read, the content is 0. | | | | |
| b3 | _ | | | | | |
| b4 | _ | Reserved bits | Set to 0. | R/W | | |
| b5 | _ |] | | | | |
| b6 | _ | | | | | |
| b7 | _ | | | | | |

IIC bus Transmit Data Register (ICDRT) 25.2.3



| Bit | Function | R/W |
|----------|--|-----|
| b7 to b0 | This register stores transmit data. When the ICDRS register is detected as empty, the stored transmit data item is transferred to the ICDRS register and data transmission starts. When the next unit of transmit data is written to the ICDRT register while data is transmitted to the ICDRS register, continuous transmission is enabled. When the MLS bit in the ICMR register is set to 1 (data transfer with LSB-first), the MSB-LSB inverted data is read after the data is written to the ICDRT register. | R/W |


IIC bus Receive Data Register (ICDRR)



| Bit | Function | R/W |
|----------|---|-----|
| b7 to b0 | This register stores receive data. When the ICDRS register receives 1 byte of data, the receive data is transferred to the ICDRR register and the next receive operation is enabled. | R |

25. I2C bus Interface R8C/33A Group


IIC bus Control Register 1 (ICCR1) 25.2.5



| Bit | Symbol | Bit Name | Function | R/W |
|------|--------|---|--|-------|
| b0 | CKS0 | Transmit clock select bits 3 to 0 (1) | b3 b2 b1 b0 0 0 0 0; f1/28 | R/W |
| b1 | CKS1 | | 0 0 0 1; f1/40 | R/W |
| b2 | CKS2 | | 0 0 1 0: f1/48 | R/W |
| b3 | CKS3 | | 0 0 1 1: f1/64 | R/W |
| | | | 0 1 0 0: f1/80 | |
| | | | 0 1 0 1: f1/100 | |
| | | | 0 1 1 0: f1/112 | |
| | | | 0 1 1 1: f1/128 | |
| | | | 1 0 0 0: f1/56 | |
| | | | 1 0 0 1: f1/80 | |
| | | | 1 0 1 0: f1/96 | |
| | | | 1 0 1 1: f1/128 | |
| | | | 1 1 0 0: f1/160 | |
| | | | 1 1 0 1: f1/200 | |
| | | | 1 1 1 0: f1/224 | |
| | | | 1 1 1 1: f1/256 | |
| b4 | TRS | Transfer/receive select bit (2, 3, 6) | b5 b4 | R/W |
| b5 | MST | Master/slave select bit (5, 6) | 0 0: Slave Receive Mode ⁽⁴⁾ 0 1: Slave Transmit Mode | R/W |
| | | | 1 0: Master Receive Mode | |
| | | | 1 1: Master Transmit Mode | |
| b6 | RCVD | Receive disable bit | After reading the ICDRR register while the TRS bit is | R/W |
| 1 00 | KCVD | Receive disable bit | set to 0 | IX/VV |
| | | | 0: Next receive operation continues | |
| | | | Next receive operation continues Next receive operation disabled | |
| b7 | ICE | I ² C bus interface enable bit | 0: This module is halted | R/W |
|] " | .02 | O Dus interface chable bit | (Pins SCL and SDA are set to a port function) | 10,00 |
| | | | 1: This module is enabled for transfer operations | |
| | | | (Pins SCL and SDA are in a bus drive state) | |
| | | | , | |

- 1. Set according to the necessary transfer rate in master mode. Refer to Table 25.3 Transfer Rate Examples for the transfer rate. This bit is used for maintaining the setup time in transmit mode of slave mode. The time is 10Tcyc when the CKS3 bit is set to 0 and 20Tcyc when the CKS3 bit is set to 1. (1Tcyc = 1/f1(s))
- 2. Rewrite the TRS bit between transfer frames.
- 3. When the first 7 bits after the start condition in slave receive mode match the slave address set in the SAR register and the 8th bit is set to 1, the TRS bit is set to 1.
- 4. In master mode with the I²C bus format, if arbitration is lost, bits MST and TRS are set to 0 and the IIC enters slave receive mode.
- 5. When an overrun error occurs in master receive mode with the clock synchronous serial format, the MST bit is set to 0 and the I²C bus enters slave receive mode.
- 6. In multimaster operation, use the MOV instruction to set bits TRS and MST.

IIC bus Control Register 2 (ICCR2) 25.2.6



| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|---|-----|
| b0 | _ | Nothing is assigned. If necessa | ry, set to 0. When read, the content is 1. | _ |
| b1 | IICRST | I ² C bus control block reset bit | When hang-up occurs due to communication failure during I ² C bus interface operation, writing 1 resets the control block of the I ² C bus interface without setting ports or initializing registers. | R/W |
| b2 | _ | Nothing is assigned. If necessa | ry, set to 0. When read, the content is 1. | _ |
| b3 | SCLO | SCL monitor flag | 0: SCL pin is set to "L" 1: SCL pin is set to "H" | R |
| b4 | SDAOP | SDAO write protect bit | When rewriting the SDAO bit, write 0 simultaneously ⁽¹⁾ . When read, the content is 1. | R/W |
| b5 | SDAO | SDA output value control bit | When read 0: SDA pin output is held "L" 1: SDA pin output is held "H" When written (1, 2) 0: SDA pin output is changed to "L" 1: SDA pin output is changed to high-impedance ("H" output via external pull-up resistor) | R/W |
| b6 | SCP | Start/stop condition generation disable bit | When writing to the to BBSY bit, write 0 simultaneously ⁽³⁾ . When read, the content is 1. Writing 1 is invalid. | R/W |
| b7 | BBSY | Bus busy bit ⁽⁴⁾ | When read: 0: Bus is released (SDA signal changes from "L" to "H" while SCL signal is held "H") 1: Bus is occupied (SDA signal changes from "H" to "L" while SCL signal is held "H") When written (3): 0: Stop condition generated 1: Start condition generated | R/W |

- 1. When rewriting the SDAO bit, write 0 to the SDAOP bit simultaneously using the MOV instruction.
- 2. Do not write to the SDAO bit during a transfer operation.
- 3. Enabled in master mode. When writing to the BBSY bit, write 0 to the SCP bit simultaneously using the MOV instruction. Execute the same way when a start condition is regenerated.
- 4. Disabled when the clock synchronous serial format is used.

25. I2C bus Interface R8C/33A Group

25.2.7 **IIC bus Mode Register (ICMR)**

Address 019Ah Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol MLS WAIT **BCWP** BC2 BC₁ BC0 0 After Reset 0 0 0 0 0

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|------------------------|--|-----|
| b0 | BC0 | Bit counters 2 to 0 | I ² C bus format | R/W |
| b1 | BC1 | | (Read: Number of remaining transfer bits; | R/W |
| b2 | BC2 | | Write: Number of next transfer data bits) (1, 2). | R/W |
| | | | b2 b1 b0 | |
| | | | 0 0 0: 9 bits ⁽³⁾ | |
| | | | 0 0 1: 2 bits | |
| | | | 0 1 0: 3 bits | |
| | | | 0 1 1: 4 bits | |
| | | | 1 0 0: 5 bits | |
| | | | 1 0 1: 6 bits | |
| | | | 1 1 0: 7 bits | |
| | | | 1 1 1: 8 bits | |
| | | | Clock synchronous serial format | |
| | | | (Read: Number of remaining transfer bits; | |
| | | | Write: Always 000b). | |
| | | | 0 0 0: 8 bits | |
| | | | 0 0 1: 1 bit | |
| | | | 0 1 0: 2 bits | |
| | | | 0 1 1: 3 bits | |
| | | | 1 0 0: 4 bits | |
| | | | 1 0 1: 5 bits | |
| | | | 1 1 0: 6 bits | |
| | | | 1 1 1: 7 bits | |
| b3 | BCWP | BC write protect bit | When rewriting bits BC0 to BC2, write 0 simultaneously (2, 4). | R/W |
| | | | When read, the content is 1. | |
| b4 | _ | | cessary, set to 0. When read, the content is 1. | _ |
| b5 | _ | Reserved bit | Set to 0. | R/W |
| b6 | WAIT | Wait insertion bit (5) | 0: No wait states | R/W |
| | | | (Data and the acknowledge bit are transferred consecutively) | |
| | | | 1: Wait state | |
| | | | (After the clock of the last data bit falls, a "L" period is | |
| | | | extended for two transfer clocks) | |
| b7 | MLS | MSB-first/LSB-first | 0: Data transfer with MSB-first (6) | R/W |
| | | select bit | 1: Data transfer with LSB-first | |

- 1. Rewrite between transfer frames. When writing values other than 000b, write when the SCL signal is "L".
- 2. When writing to bits BC0 to BC2, write 0 to the BCWP bit simultaneously using the MOV instruction.
- 3. After data including the acknowledge bit is transferred, these bits are automatically set to 000b. When a start condition is detected, these bits are automatically set to 000b.
- 4. Do not rewrite when the clock synchronous serial format is used.
- 5. The setting value is valid in master mode with the I²C bus format. It is invalid in slave mode with the I²C bus format or when the clock synchronous serial format is used.
- 6. Set to 0 when the I²C bus format is used.

IIC bus Interrupt Enable Register (ICIER) 25.2.8

| Address | UIBBII | | | | | | | |
|-------------|--------|------|-----|-------|------|------|-------|-------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | TIE | TEIE | RIE | NAKIE | STIE | ACKE | ACKBR | ACKBT |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|--|-----|
| b0 | ACKBT | Transmit acknowledge select bit | 0: In receive mode, 0 is transmitted as the acknowledge bit.1: In receive mode, 1 is transmitted as the acknowledge bit. | R/W |
| b1 | ACKBR | Receive acknowledge bit | O: In transmit mode, the acknowledge bit received from receive device is set to 0. 1: In transmit mode, the acknowledge bit received from receive device is set to 1. | R |
| b2 | ACKE | Acknowledge bit detection select bit | O: Content of the receive acknowledge bit is ignored and continuous transfer is performed. 1: When the receive acknowledge bit is set to 1, continuous transfer is halted. | R/W |
| b3 | STIE | Stop condition detection interrupt enable bit | Stop condition detection interrupt request disabled Stop condition detection interrupt request enabled (2) | R/W |
| b4 | NAKIE | NACK receive interrupt enable bit | NACK receive interrupt request and arbitration lost/ overrun error interrupt request disabled NACK receive interrupt request and arbitration lost/ overrun error interrupt request (1) | R/W |
| b5 | RIE | Receive interrupt enable bit | Receive data full and overrun error interrupt request disabled Receive data full and overrun error interrupt request enabled (1) | R/W |
| b6 | TEIE | Transmit end interrupt enable bit | Transmit end interrupt request disabled Transmit end interrupt request enabled | R/W |
| b7 | TIE | Transmit interrupt enable bit | Transmit data empty interrupt request disabled Transmit data empty interrupt request enabled | R/W |

- 1. An overrun error interrupt request is generated when the clock synchronous format is used.
- 2. Set the STIE bit to 1 (stop condition detection interrupt request enabled) when the STOP bit in the ICSR register is set to 0.

25. I2C bus Interface R8C/33A Group

25.2.9 **IIC bus Status Register (ICSR)**

Address 019Ch

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
|-------------|------|------|------|-------|------|----|-----|-----|--|
| Symbol | TDRE | TEND | RDRF | NACKF | STOP | AL | AAS | ADZ | |
| After Reset | 0 | 0 | 0 | 0 | Х | 0 | 0 | 0 | |

| Bit | Symbol | Bit Name | Function This flag is set to 1 when a general call address is | | |
|-----|--------|---|---|-----|--|
| b0 | ADZ | General call address | This flag is set to 1 when a general call address is | | |
| | | recognition flag (1, 2) | detected. | | |
| b1 | AAS | Slave address recognition flag ⁽¹⁾ | This flag is set to 1 when the first frame immediately after the start condition matches bits SVA0 to SVA6 in the SAR register in slave receive mode (slave address detection and general call address detection) | R/W | |
| b2 | AL | Arbitration lost flag/overrun error flag ⁽¹⁾ | I ² C bus format: This flag indicates that arbitration has been lost in master mode. This flag is set to 1 (³⁾ when: • The internal SDA signal and SDA pin level do not match at the rising edge of the SCL signal in master transmit mode • The SDA pin is held "H" at start condition detection in master transmit/receive mode Clock synchronous format: This flag indicates an overrun error. This flag is set to 1 when: • The last bit of the next unit of data is received while the RDRF bit is set to 1 | R/W | |
| b3 | STOP | Stop condition detection flag (1) | This flag is set to 1 when a stop condition is detected after the frame is transferred. | R/W | |
| b4 | NACKF | No acknowledge detection flag (1, 4) | This flag is set to 1 when no ACKnowledge is detected from the receive device after transmission. | R/W | |
| b5 | RDRF | Receive data register full flag (1, 5) | This flag is set to 1 when receive data is transferred from registers ICDRS to ICDRR. | R/W | |
| b6 | TEND | Transmit end flag (1, 6) | I ² C bus format: This flag is set to 1 at the rising edge of the 9th clock cycle of the SCL signal while the TDRE bit is set to 1. Clock synchronous format: This flag is set to 1 when the last bit of the transmit frame is transmitted. | R/W | |
| b7 | TDRE | Transmit data empty flag (1, 6) | This flag is set to 1 when: Data is transferred from registers ICDRT to ICDRS and the CDRT register is empty The TRS bit in the ICCR1 register is set to 1 (transmit mode) A start condition is generated (including retransmission) Slave receive mode is changed to slave transmit mode | R/W | |

Notes:

- 1. Each bit is set to 0 by reading 1 before writing 0.
- 2. This flag is enabled in slave receive mode with the I²C bus format.
- 3. When two or more master devices attempt to occupy the bus at nearly the same time, if the I²C bus Interface monitors the SDA pin and the data which the I2C bus Interface transmits is different, the AL flag is set to 1 and the bus is occupied by another master.
- 4. The NACKF bit is enabled when the ACKE bit in the ICIER register is set to 1 (when the receive acknowledge bit is set to 1, transfer is halted).
- 5. The RDRF bit is set to 0 when data is read from the ICDRR register.
- 6. Bits TEND and TDRE are set to 0 when data is written to the ICDRT register.

When accessing the ICSR register continuously, insert one or more NOP instructions between the instructions to access it.

25.2.10 Slave Address Register (SAR)

| Address | Address 019Dn | | | | | | | | |
|-------------|---------------|------|------|------|------|------|------|----|--|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | SVA6 | SVA5 | SVA4 | SVA3 | SVA2 | SVA1 | SVA0 | FS | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|------------------------|--|-----|
| b0 | FS | Format select bit | 0: I ² C bus format | R/W |
| | | | 1: Clock synchronous serial format | |
| b1 | SVA0 | Slave addresses 6 to 0 | Set an address different from that of the other slave | R/W |
| b2 | SVA1 | | devices connected to the I ² C bus. | R/W |
| b3 | SVA2 | | When the 7 high-order bits of the first frame | R/W |
| b4 | SVA3 | | transmitted after the start condition match bits | R/W |
| b5 | SVA4 | | SVA0 to SVA6 in slave mode of the I ² C bus format, | R/W |
| b6 | SVA5 | | the MCU operates as a slave device. | R/W |
| b7 | SVA6 | | | R/W |

25.2.11 IIC bus Shift Register (ICDRS)

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|--------|----|----|----|----|----|----|----|----|
| Symbol | _ | | _ | _ | _ | _ | _ | _ |

| Bit | Function | R/W |
|----------|--|-----|
| b7 to b0 | This register transmits and receives data. During transmission, data is transferred from registers ICRDT to ICDRS and transmitted from the SDA pin. During reception, data is transferred from registers ICDRS to the ICDRR after 1 byte of data reception ends. | |

25.3 Common Items for Multiple Modes

25.3.1 Transfer Clock

When the MST bit in the ICCR1 register is set to 0, the transfer clock is the external clock input from the SCL pin.

When the MST bit in the ICCR1 register is set to 1, the transfer clock is the internal clock selected by bits CKS0 to CKS3 in the ICCR1 register and the transfer clock is output from the SCL pin.

Table 25.3 lists the Transfer Rate Examples.

Table 25.3 Transfer Rate Examples

| ICCR1 Register Transfer Transfer Rate | | | | | e | | | | |
|---------------------------------------|------|------|------|--------|------------|------------|-------------|-------------|-------------|
| CKS3 | CKS2 | CKS1 | CKS0 | Clock | f1 = 5 MHz | f1 = 8 MHz | f1 = 10 MHz | f1 = 16 MHz | f1 = 20 MHz |
| 0 | 0 | 0 | 0 | f1/28 | 179 kHz | 286 kHz | 357 kHz | 571 kHz | 714 kHz |
| | | | 1 | f1/40 | 125 kHz | 200 kHz | 250 kHz | 400 kHz | 500 kHz |
| | | 1 | 0 | f1/48 | 104 kHz | 167 kHz | 208 kHz | 333 kHz | 417 kHz |
| | | | 1 | f1/64 | 78.1 kHz | 125 kHz | 156 kHz | 250 kHz | 313 kHz |
| | 1 | 0 | 0 | f1/80 | 62.5 kHz | 100 kHz | 125 kHz | 200 kHz | 250 kHz |
| | | | 1 | f1/100 | 50.0 kHz | 80.0 kHz | 100 kHz | 160 kHz | 200 kHz |
| | | 1 | 0 | f1/112 | 44.6 kHz | 71.4 kHz | 89.3 kHz | 143 kHz | 179 kHz |
| | | | 1 | f1/128 | 39.1 kHz | 62.5 kHz | 78.1 kHz | 125 kHz | 156 kHz |
| 1 | 0 | 0 | 0 | f1/56 | 89.3 kHz | 143 kHz | 179 kHz | 286 kHz | 357 kHz |
| | | | 1 | f1/80 | 62.5 kHz | 100 kHz | 125 kHz | 200 kHz | 250 kHz |
| | | 1 | 0 | f1/96 | 52.1 kHz | 83.3 kHz | 104 kHz | 167 kHz | 208 kHz |
| | | | 1 | f1/128 | 39.1 kHz | 62.5 kHz | 78.1 kHz | 125 kHz | 156 kHz |
| | 1 | 0 | 0 | f1/160 | 31.3 kHz | 50.0 kHz | 62.5 kHz | 100 kHz | 125 kHz |
| | | | 1 | f1/200 | 25.0 kHz | 40.0 kHz | 50.0 kHz | 80.0 kHz | 100 kHz |
| | | 1 | 0 | f1/224 | 22.3 kHz | 35.7 kHz | 44.6 kHz | 71.4 kHz | 89.3 kHz |
| | | | 1 | f1/256 | 19.5 kHz | 31.3 kHz | 39.1 kHz | 62.5 kHz | 78.1 kHz |

25. I2C bus Interface R8C/33A Group

25.3.2 Interrupt Requests

The I²C bus interface has six interrupt requests when the I²C bus format is used and four interrupt requests when the clock synchronous serial format is used.

Table 25.4 lists the Interrupt Requests of I²C bus Interface.

Because these interrupt requests are allocated at the I²C bus interface interrupt vector table, the source must be determined bit by bit.

Table 25.4 Interrupt Requests of I²C bus Interface

| | | | Format | | |
|--------------------------------|------|------------------------------|----------------------|--------------------------------|--|
| Interrupt Request | | Generation Condition | I ² C bus | Clock Synchronous Serial | |
| Transmit data empty | TXI | TIE = 1 and TDRE = 1 | Enabled | Enabled | |
| Transmit ends | TEI | TEIE = 1 and TEND = 1 | Enabled | Enabled | |
| Receive data full | RXI | RIE = 1 and RDRF = 1 | Enabled | Enabled | |
| Stop condition detection | STPI | STIE = 1 and STOP = 1 | Enabled | Disabled | |
| NACK detection | NAKI | NAKIE = 1 and AL = 1 | Enabled | Disabled | |
| Arbitration lost/overrun error | | (or NAKIE = 1 and NACKF = 1) | Enabled | Enabled | |

STIE, NAKIE, RIE, TEIE, TIE: Bits in ICIER register

AL, STOP, NACKF, RDRF, TEND, TDRE: Bits in ICSR register

When generation conditions listed in Table 25.4 are met, an I²C bus interface interrupt request is generated. Set the interrupt generation conditions to 0 by the I²C bus interface interrupt routine.

Note that bits TDRE and TEND are automatically set to 0 by writing transmit data to the ICDRT register and that the RDRF bit is automatically set to 0 by reading the ICDRR register. Especially, the TDRE bit is set to 0 when writing transmit data to the ICDRT register and set to 1 when transferring data from the ICDRT register to the ICDRS register. If the TDRE bit is further set to 0, additional 1 byte may be transmitted.

Also, set the STIE bit to 1 (stop condition detection interrupt request enabled) when the STOP bit is set to 0.

25. I²C bus Interface R8C/33A Group

25.4 I²C bus Interface Mode

I²C bus Format 25.4.1

When the FS bit in the SAR register is set to 0, the I²C bus format is used for communication.

Figure 25.3 shows the I²C bus Format and Bus Timing. The first frame following the start condition consists of 8 bits.




Figure 25.3 I²C bus Format and Bus Timing

25.4.2 Master Transmit Operation


In master transmit mode, the master device outputs the transmit clock and data, and the slave device returns an acknowledge signal.

Figures 25.4 and 25.5 show the Operating Timing in Master Transmit Mode (I²C bus Interface Mode).


The transmit procedure and operation in master transmit mode are as follows.

- (1) Set the STOP bit in the ICSR register to 0 for initialization, and set the ICE bit in the ICCR1 register to 1 (transfer operation enabled). Then, set bits WAIT and MLS in the ICMR register and bits CKS0 to CKS3 in the ICCR1 register (initial setting).
- (2) After confirming that the bus is released by reading the BBSY bit in the ICCR2 register, set bits TRS and MST in the ICCR1 register to master transmit mode. Then, write 1 to the BBSY bit and 0 to the SCP bit with the MOV instruction (start condition generated). This will generate a start condition.
- (3) After confirming that the TDRE bit in the ICSR register is set to 1 (data is transferred from registers ICDRT to ICDRS), write transmit data to the ICDRT register (data in which a slave address and R/\overline{W} are indicated in the 1st byte). At this time, the TDRE bit is automatically set to 0. When data is transferred from registers ICDRT to ICDRS, the TDRE bit is set to 1 again.
- (4) When 1 byte of data transmission is completed while the TDRE bit is set to 1, the TEND bit in the ICSR register is set to 1 at the rising edge of the 9th clock cycle of the transmit clock. After confirming that the slave device is selected by reading the ACKBR bit in the ICIER register, write the 2nd byte of data to the ICDRT register. Since the slave device is not acknowledged when the ACKBR bit is set to 1, generate a stop condition. Stop condition generation is enabled by writing 0 to the BBSY bit and 0 to the SCP bit with the MOV instruction. The SCL signal is fixed "L" until data is ready or a stop condition is generated.
- (5) Write the transmit data after the 2nd byte to the ICDRT register every time the TDRE bit is set to 1.
- (6) When the number of bytes to be transmitted is written to the ICDRT register, wait until the TEND bit is set to 1 while the TDRE bit is set to 1. Or wait for NACK (NACKF bit in ICSR register = 1) from the receive device while the ACKE bit in the ICIER register is set to 1 (when the receive acknowledge bit is set to 1, transfer is halted). Then, generate a stop condition before setting the TEND bit or the NACKF bit to 0.
- (7) When the STOP bit in the ICSR register is set to 1, return to slave receive mode.

25. I²C bus Interface R8C/33A Group



Operating Timing in Master Transmit Mode (I²C bus Interface Mode) (1) Figure 25.4



Operating Timing in Master Transmit Mode (I²C bus Interface Mode) (2) Figure 25.5

25.4.3 Master Receive Operation


In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal.

Figures 25.6 and 25.7 show the Operating Timing in Master Receive Mode (I²C bus Interface Mode).

The receive procedure and operation in master receive mode are shown below.


- (1) After setting the TEND bit in the ICSR register to 0, set the TRS bit in the ICCR1 register to 0 to switch from master transmit mode to master receive mode. Then set the TDRE bit in the ICSR register to 0.
- (2) Dummy reading the ICDRR register starts receive operation. The receive clock is output in synchronization with the internal clock and data is received. The master device outputs the level set by the ACKBT bit in the ICIER register to the SDA pin at the rising edge of the 9th clock cycle of the receive clock.
- (3) When 1-frame of data reception is completed, the RDRF bit in the ICSR register is set to 1 at the rising edge of the 9th clock cycle of the receive clock. At this time, if the ICDRR register is read, the received data can be read and the RDRF bit is set to 0 simultaneously.
- (4) Continuous receive operation is enabled by reading the ICDRR register every time the RDRF bit is set to 1. If reading the ICDRR register is delayed by another process and the 8th clock cycle falls while the RDRF bit is set to 1, the SCL signal is fixed "L" until the ICDRR register is read.
- (5) If the next frame is the last receive frame and the RCVD bit in the ICCR1 register is set to 1 (next receive operation disabled) before reading the ICDRR register, stop condition generation is enabled after the next receive operation.
- (6) When the RDRF bit is set to 1 at the rising edge of the 9th clock cycle of the receive clock, generate a stop condition.
- (7) When the STOP bit in the ICSR register is set to 1, read the ICDRR register and set the RCVD bit to 0 (next receive operation continues).
- (8) Return to slave receive mode.

25. I²C bus Interface R8C/33A Group



Operating Timing in Master Receive Mode (I²C bus Interface Mode) (1) Figure 25.6

25. I²C bus Interface R8C/33A Group



Operating Timing in Master Receive Mode (I²C bus Interface Mode) (2) Figure 25.7

25.4.4 **Slave Transmit Operation**

In slave transmit mode, the slave device outputs the transmit data while the master device outputs the receive clock and returns an acknowledge signal.

Figures 25.8 and 25.9 show the Operating Timing in Slave Transmit Mode (I²C bus Interface Mode).

The transmit procedure and operation in slave transmit mode are as follows.

- (1) Set the ICE bit in the ICCR1 register to 1 (transfer operation enabled), and set bits WAIT and MLS in the ICMR register and bits CKS0 to CKS3 in the ICCR1 register (initial setting). Then, set bits TRS and MST in the ICCR1 register to 0 and wait until the slave address matches in slave receive mode.
- (2) When the slave address matches at the first frame after detecting the start condition, the slave device outputs the level set by the ACKBT bit in the ICIER register to the SDA pin at the rising edge of the 9th clock cycle. At this time, if the 8th bit of data (R/\overline{W}) is 1, bits TRS and TDRE in the ICSR register are set to 1, and the mode is switched to slave transmit mode automatically. Continuous transmission is enabled by writing transmit data to the ICDRT register every time the TDRE bit is set to 1.
- (3) When the TDRE bit in the ICDRT register is set to 1 after the last transmit data is written to the ICDRT register, wait until the TEND bit in the ICSR register is set to 1 while the TDRE bit is set to 1. When the TEND bit is set to 1, set the TEND bit to 0.
- (4) Set the TRS bit to 0 and dummy read the ICDRR register to end the process. This will release the SCL
- (5) Set the TDRE bit to 0.

25. I²C bus Interface R8C/33A Group




Figure 25.8 Operating Timing in Slave Transmit Mode (I²C bus Interface Mode) (1)




Figure 25.9 Operating Timing in Slave Transmit Mode (I²C bus Interface Mode) (2)

25.4.5 **Slave Receive Operation**

In slave receive mode, the master device outputs the transmit clock and data, and the slave device returns an acknowledge signal.

Figures 25.10 and 25.11 show the Operating Timing in Slave Receive Mode (I²C bus Interface Mode).

The receive procedure and operation in slave receive mode are as follows.

- (1) Set the ICE bit in the ICCR1 register to 1 (transfer operation enabled), and set bits WAIT and MLS in the ICMR register and bits CKS0 to CKS3 in the ICCR1 register (initial setting). Then, set bits TRS and MST in the ICCR1 register to 0 and wait until the slave address matches in slave receive mode.
- (2) When the slave address matches at the first frame after detecting the start condition, the slave device outputs the level set in the ACKBT bit in the ICIER register to the SDA pin at the rising edge of the 9th clock cycle. Since the RDRF bit in the ICSR register is set to 1 simultaneously, dummy read the ICDRR register (the read data is unnecessary because it indicates the slave address and R/\overline{W}).
- (3) Read the ICDRR register every time the RDRF bit is set to 1. If the 8th clock cycle falls while the RDRF bit is set to 1, the SCL signal is fixed "L" until the ICDRR register is read. The setting change of the acknowledge signal returned to the master device before reading the ICDRR register takes affect from the following transfer frame.
- (4) Reading the last byte is also performed by reading the ICDRR register.




Figure 25.10 Operating Timing in Slave Receive Mode (I²C bus Interface Mode) (1)




Figure 25.11 Operating Timing in Slave Receive Mode (I²C bus Interface Mode) (2)

25.5 Clock Synchronous Serial Mode

25.5.1 Clock Synchronous Serial Format

When the FS bit in the SAR register is set to 1, the clock synchronous serial format is used for communication. Figure 25.12 shows the Transfer Format of Clock Synchronous Serial Format.

When the MST bit in the ICCR1 register is set to 1, the transfer clock is output from the SCL pin. When the MST bit is set to 0, the external clock is input.

The transfer data is output between successive falling edges of the SCL clock, and data is determined at the rising edge of the SCL clock. MSB-first or LSB-first can be selected as the order of the data transfer by setting the MLS bit in the ICMR register. The SDA output level can be changed by the SDAO bit in the ICCR2 register during transfer standby.




Figure 25.12 Transfer Format of Clock Synchronous Serial Format

25.5.2 **Transmit Operation**

In transmit mode, transmit data is output from the SDA pin in synchronization with the falling edge of the transfer clock. The transfer clock is output when the MST bit in the ICCR1 register is set to 1 and input when the MST bit is set to 0.

Figure 25.13 shows the Operating Timing in Transmit Mode (Clock Synchronous Serial Mode).

The transmit procedure and operation in transmit mode are as follows.

- (1) Set the ICE bit in the ICCR1 register to 1 (transfer operation enabled). Then set bits CKS0 to CKS3 in the ICCR1 register and the MST bit (initial setting).
- (2) Set the TRS bit in the ICCR1 register to 1 to select transmit mode. This will set the TDRE bit in the ICSR register is to 1.
- (3) After confirming that the TDRE bit is set to 1, write transmit data to the ICDRT register. Data is transferred from registers ICDRT to ICDRS and the TDRE bit is automatically set to 1. Continuous transmission is enabled by writing data to the ICDRT register every time the TDRE bit is set to 1. To switch from transmit to receive mode, set the TRS bit to 0 while the TDRE bit is set to 1.




Figure 25.13 Operating Timing in Transmit Mode (Clock Synchronous Serial Mode)

25.5.3 **Receive Operation**

In receive mode, data is latched at the rising edge of the transfer clock. The transfer clock is output when the MST bit in the ICCR1 register is set to 1 and input when the MST bit is set to 0.

Figure 25.14 shows the Operating Timing in Receive Mode (Clock Synchronous Serial Mode).

The receive procedure and operation in receive mode are as follows.

- (1) Set the ICE bit in the ICCR1 register to 1 (transfer operation enabled). Then set bits CKS0 to CKS3 in the ICCR1 register and the MST bit (initial setting).
- (2) Set the MST bit to 1 while the transfer clock is being output. This will start the output of the receive clock.
- (3) When the receive operation is completed, data is transferred from registers ICDRS to ICDRR and the RDRF bit in the ICSR register is set to 1. When the MST bit is set to 1, the clock is output continuously since the next byte of data is enabled for reception. Continuous reception is enabled by reading the ICDRR register every time the RDRF bit is set to 1. If the 8th clock cycle falls while the RDRF bit is set to 1, an overrun is detected and the AL bit in the ICSR register is set to 1. At this time, the last receive data is retained in the ICDRR register.
- (4) When the MST bit is set to 1, set the RCVD bit in the ICCR1 register to 1 (next receive operation disabled) and read the ICDRR register. The SCL signal is fixed "H" after the following byte of data reception is completed.




Figure 25.14 Operating Timing in Receive Mode (Clock Synchronous Serial Mode)

25.6 Examples of Register Setting

Figures 25.15 to 25.18 show Examples of Register Setting When Using I²C bus interface.




Figure 25.15 Register Setting Example in Master Transmit Mode (I²C bus Interface Mode)




Figure 25.16 Register Setting Example in Master Receive Mode (I²C bus Interface Mode)

25. I²C bus Interface R8C/33A Group





Figure 25.17 Register Setting Example in Slave Transmit Mode (I²C bus Interface Mode)



Register Setting Example in Slave Receive Mode (I²C bus Interface Mode) Figure 25.18

25.7 Noise Canceller

The states of pins SCL and SDA are routed through the noise canceller before being latched internally. Figure 25.19 shows a Noise Canceller Block Diagram.

The noise canceller consists of two cascaded latch and match detector circuits. When the SCL pin input signal (or SDA pin input signal) is sampled on f1 and two latch outputs match, the level is passed forward to the next circuit. When they do not match, the former value is retained.




Figure 25.19 Noise Canceller Block Diagram

25.8 Bit Synchronization Circuit

When the I²C bus interface is set to master mode, the high-level period may become shorter if:

- The SCL signal is driven L level by a slave device
- The rise speed of the SCL signal is reduced by a load (load capacity or pull-up resistor) on the SCL line. Therefore, the SCL signal is monitored and communication is synchronized bit by bit.

Figure 25.20 shows the Bit Synchronization Circuit Timing and Table 25.5 lists the Time between Changing SCL Signal from "L" Output to High-Impedance and Monitoring SCL Signal.




Figure 25.20 Bit Synchronization Circuit Timing

Table 25.5 Time between Changing SCL Signal from "L" Output to High-Impedance and Monitoring SCL Signal

| ICCR1 | SCI Monitoring Time | |
|-------|---------------------|---------------------|
| CKS3 | CKS2 | SCL Monitoring Time |
| 0 | 0 | 7.5Tcyc |
| | 1 | 19.5Tcyc |
| 1 | 0 | 17.5Tcyc |
| | 1 | 41.5Tcyc |

1Tcyc = 1/f1(s)

25.9 Notes on I²C bus Interface

To use the I^2C bus interface, set the IICSEL bit in the SSUIICSR register to 1 (I^2C bus interface function selected).

26. Hardware LIN R8C/33A Group

26. Hardware LIN

The hardware LIN performs LIN communication in cooperation with timer RA and UARTO.

26.1 Overview

The hardware LIN has the features listed below. Figure 26.1 shows a Hardware LIN Block Diagram.

Master mode

- Synch Break generation
- Bus collision detection

Slave mode

- Synch Break detection
- Synch Field measurement
- Control function for Synch Break and Synch Field signal inputs to UARTO
- Bus collision detection

Note:

1. The Wake up function is detected using $\overline{INT1}$.




Figure 26.1 **Hardware LIN Block Diagram**

Input/Output Pins 26.2

The pin configuration for the hardware LIN is listed in Table 26.1.

Table 26.1 Hardware LIN Pin Configuration

| Name | Pin Name | Assigned Pin | Input/Output | Function |
|----------------------|----------|---------------------|--------------|---|
| Receive data input | RXD0 | P1_5 ⁽¹⁾ | Input | Receive data input pin for the hardware LIN |
| Transmit data output | TXD0 | P1_4 ⁽¹⁾ | Output | Transmit data output pin for the hardware LIN |

Note:

1. To use the hardware LIN, set the TXD0SEL0 bit in the U0SR register to 1 and the RXD0SEL0 bit to

26.3 **Registers**

The hardware LIN contains the following registers:

- LIN Control Register 2 (LINCR2)
- LIN Control Register (LINCR)
- LIN Status Register (LINST)

LIN Control Register 2 (LINCR2) 26.3.1

Address 0105h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|----|----|-----|
| Symbol | _ | _ | _ | _ | _ | _ | _ | BCE |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|-------------------------------------|-----|
| b0 | BCE | Bus collision detection during Sync Break transmission | 0: Bus collision detection disabled | R/W |
| | | enable bit | 1: Bus collision detection enabled | |
| b1 | _ | Reserved bits | Set to 0. | R/W |
| b2 | _ | | | |
| b3 | _ | | | |
| b4 | _ | Nothing is assigned. If necessary, set to 0. When read, | the content is 0. | _ |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

LIN Control Register (LINCR) 26.3.2

Address 0106h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|------|-----|-----|--------|-------|------|------|------|
| Symbol | LINE | MST | SBE | LSTART | RXDSF | BCIE | SBIE | SFIE |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|--|-----|
| b0 | SFIE | Synch Field measurement-completed interrupt enable bit | Synch Field measurement-completed interrupt disabled Synch Field measurement-completed interrupt enabled | R/W |
| b1 | SBIE | Synch Break detection interrupt enable bit | Synch Break detection interrupt disabled Synch Break detection interrupt enabled | R/W |
| b2 | BCIE | Bus collision detection interrupt enable bit | Bus collision detection interrupt disabled Bus collision detection interrupt enabled | R/W |
| b3 | RXDSF | RXD0 input status flag | 0: RXD0 input enabled 1: RXD0 input disabled | R |
| b4 | LSTART | Synch Break detection start bit (1) | When this bit is set to 1, timer RA input is enabled and RXD0 input is disabled. When read, the content is 0. | R/W |
| b5 | SBE | RXD0 input unmasking timing select bit (effective only in slave mode) | Unmasked after Synch Break detected Unmasked after Synch Field measurement completed | R/W |
| b6 | MST | LIN operation mode setting bit (2) | Slave mode (Synch Break detection circuit operation) Haster mode (timer RA output OR'ed with TXD0) | R/W |
| b7 | LINE | LIN operation start bit | Un operation stops In operation starts (3) | R/W |

Notes:

- 1. After setting the LSTART bit, confirm that the RXDSF flag is set to 1 before Synch Break input starts.
- 2. Before switching LIN operation modes, stop the LIN operation (LINE bit = 0) once.
- 3. Inputs to timer RA and UART0 are disabled immediately after the LINE bit is set to 1 (LIN operation starts). (Refer to Figure 26.3 Header Field Transmission Flowchart Example (1) and Figure 26.7 Header Field Reception Flowchart Example (2).)

LIN Status Register (LINST) 26.3.3

Address 0107h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|-------|-------|-------|-------|-------|-------|
| Symbol | _ | _ | B2CLR | B1CLR | B0CLR | BCDCT | SBDCT | SFDCT |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--|-----|
| b0 | SFDCT | Synch Field measurement-completed flag | When this bit is set to 1, Synch Field measurement is completed. | R |
| b1 | SBDCT | Synch Break detection flag | when this bit is set to 1, Synch Break is detected or Synch Break generation is completed. | R |
| b2 | BCDCT | Bus collision detection flag | When this bit is set to 1, bus collision is detected. | R |
| b3 | B0CLR | SFDCT bit clear bit | When this bit is set to 1, the SFDCT bit is set to 0. When read, the content is 0. | R/W |
| b4 | B1CLR | SBDCT bit clear bit | When this bit is set to 1, the SBDCT bit is set to 0. When read, the content is 0. | R/W |
| b5 | B2CLR | BCDCT bit clear bit | When this bit is set to 1, the BCDCT bit is set to 0. When read, the content is 0. | R/W |
| b6 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | _ |
| b7 | _ | | | |

26. Hardware LIN R8C/33A Group

26.4 **Function Description**

26.4.1 **Master Mode**

Figure 26.2 shows an Operating Example during Header Field Transmission in master mode. Figures 26.3 and 26.4 show Examples of Header Field Transmission Flowchart.

During header field transmission, the hardware LIN operates as follows:

- (1) When 1 is written to the TSTART bit in the TRACR register for timer RA, a "L" level is output from the TXD0 pin for the period set in registers TRAPRE and TRA for timer RA.
- (2) When timer RA underflows, the TXD0 pin output is inverted and the SBDCT flag in the LINST register is set to 1. If the SBIE bit in the LINCR register is set to 1, a timer RA interrupt is generated.
- (3) The hardware LIN transmits "55h" via UARTO.
- (4) After the hardware LIN completes transmitting "55h", it transmits an ID field via UART0.
- (5) After the hardware LIN completes transmitting the ID field, it performs communication for a response field.




Figure 26.2 **Operating Example during Header Field Transmission**




Figure 26.3 Header Field Transmission Flowchart Example (1)





Figure 26.4 **Header Field Transmission Flowchart Example (2)**

Slave Mode 26.4.2

Figure 26.5 shows an Operating Example during Header Field Reception in slave mode. Figure 26.6 through Figure 26.8 show examples of Header Field Reception Flowchart.

During header field reception, the hardware LIN operates as follows:

- (1) When 1 is written to the LSTART bit in the LINCR register for the hardware LIN, Synch Break detection is enabled.
- (2) If a "L" level is input for a duration equal to or longer than the period set in timer RA, the hardware LIN detected it as a Synch Break. At this time, the SBDCT flag in the LINST register is set to 1. If the SBIE bit in the LINCR register is set to 1, a timer RA interrupt is generated. Then the hardware LIN enters the Synch Field measurement.
- (3) The hardware LINA receives a Synch Field (55h) and measures the period of the start bit and bits 0 to 6 is using timer RA. At this time, whether to input the Synch Field signal to RXD0 of UART0 can be selected by the SBE bit in the LINCR register.
- (4) When the Synch Field measurement is completed, the SFDCT flag in the LINST register is set to 1. If the SFIE bit in the LINCR register is set to 1, a timer RA interrupt is generated.
- (5) After the Synch Field measurement is completed, a transfer rate is calculated from the timer RA count value. The rate is set in UARTO and registers TRAPRE and TRA for timer RA are set again. Then the hardware LIN receives an ID field via UART0.
- (6) After the hardware LIN completes receiving the ID field, it performs communication for a response field.



Operating Example during Header Field Reception Figure 26.5




Figure 26.6 Header Field Reception Flowchart Example (1)




Figure 26.7 Header Field Reception Flowchart Example (2)

26. Hardware LIN R8C/33A Group




Figure 26.8 Header Field Reception Flowchart Example (3)

26.4.3 **Bus Collision Detection Function**

The bus collision detection function can be used if UART0 is enabled for transmission (TE bit in U0C1 register = 1). To detect a bus collision during Synch Break transmission, set the BCE bit in the LINCR2 register to 1 (bus collision detection enabled).

Figure 26.9 shows an Operating Example When Bus Collision is Detected.




Figure 26.9 Operating Example When Bus Collision is Detected

26. Hardware LIN R8C/33A Group

Hardware LIN End Processing 26.4.4

Figure 26.10 shows an Example of Hardware LIN Communication Completion Flowchart. Use the following timing for hardware LIN end processing:

- If the hardware bus collision detection function is used Perform hardware LIN end processing after checksum transmission completes.
- If the bus collision detection function is not used Perform hardware LIN end processing after header field transmission and reception complete.




Figure 26.10 Example of Hardware LIN Communication Completion Flowchart

R8C/33A Group 26. Hardware LIN

26.5 **Interrupt Requests**

There are four interrupt requests generated by the hardware LIN: Synch Break detection, Completion of Synch Break generation, Completion of Synch Field measurement, and bus collision detection. These interrupts are shared with timer RA.

Table 26.2 lists the Hardware LIN Interrupt Requests.

Table 26.2 Hardware LIN Interrupt Requests

| Interrupt Request | Status Flag | Interrupt Source |
|---|-------------|--|
| Synch Break detection | SBDCT | Generated when timer RA underflows after the "L" level duration for the RXD0 input is measured, or when a "L" level is input for a duration longer than the Synch Break period during communication. |
| Completion of Synch Break generation | | Generated when a "L" level output to TXD0 for the duration set by timer RA is completed. |
| Completion of Synch Field measurement | SFDCT | Generated when measurement for 6 bits of the Lynch Field by timer RA is completed. |
| Bus collision detection | BCDCT | Generated when the RXD0 input and TXD0 output values are different at data latch timing while UART0 is enabled for transmission. |

R8C/33A Group 26. Hardware LIN

26.6 **Notes on Hardware LIN**

For the time-out processing of the header and response fields, use another timer to measure the duration of time with a Synch Break detection interrupt as the starting point.

27. A/D Converter R8C/33A Group

27. A/D Converter

The A/D converter consists of one 10-bit successive approximation A/D converter circuit with a capacitive coupling amplifier. The analog input shares pins P0_0 to P0_7, and P1_0 to P1_3.

27.1 **Overview**

Table 27.1 lists the A/D Converter Performance. Figure 27.1 shows a Block Diagram of A/D Converter.

Table 27.1 A/D Converter Performance

| Item | Performance |
|--|---|
| A/D conversion method | Successive approximation (with capacitive coupling amplifier) |
| Analog input voltage (1) | 0 V to AVCC |
| Operating clock ϕ AD ⁽²⁾ | fAD, fAD divided by 2, fAD divided by 4, fAD divided by 8 (fAD=f1 or fOCO-F) |
| Resolution | 8 bits or 10 bits selectable |
| Absolute accuracy | AVCC = Vref = 5 V, \$\phiAD = 20 MHz\$ • 8-bit resolution \$\pm2 LSB\$ • 10-bit resolution \$\pm3 LSB\$ AVCC = Vref = 3.3 V, \$\phiAD = 16 MHz\$ • 8-bit resolution \$\pm2 LSB\$ • 10-bit resolution \$\pm5 LSB\$ AVCC = Vref = 3.0 V, \$\phiAD = 10 MHz\$ • 8-bit resolution \$\pm2 LSB\$ • 10-bit resolution \$\pm5 LSB\$ AVCC = Vref = 2.2 V, \$\phiAD = 5 MHz\$ • 8-bit resolution \$\pm2 LSB\$ • 10-bit resolution \$\pm2 LSB\$ • 10-bit resolution \$\pm5 LSB\$ |
| Operating mode | One-shot mode, repeat mode 0, repeat mode 1, single sweep mode, and repeat sweep mode |
| Analog input pin | 12 pins (AN0 to AN11) |
| A/D conversion start condition | Software trigger Timer RC External trigger (Refer to 27.3.3 A/D Conversion Start Condition.) |
| Conversion rate per pin (φAD = fAD) (3) | Minimum 43 φAD cycles |

Notes:

- 1. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.
- 2. When 4.0 V \leq AVCC \leq 5.5 V, the frequency of ϕ AD must be 20 MHz or below. When 3.2 V \leq AVCC < 4.0 V, the frequency of ϕ AD must be 16 MHz or below.
 - When 3.0 V \leq AVCC < 3.2 V, the frequency of ϕ AD must be 10 MHz or below.
 - When 2.2 V \leq AVCC < 3.0 V, the frequency of ϕ AD must be 5 MHz or below.
 - The \$\phiAD\$ frequency should be 2 MHz or above.
- 3. The conversion rate per pin is minimum 43 \$\phi\$AD cycles for 8-bit and 10-bit resolution.





Figure 27.1 Block Diagram of A/D Converter

27.2 Registers

27.2.1 On-Chip Reference Voltage Control Register (OCVREFCR)



| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|---|-----|
| b0 | | On-chip reference voltage to analog input connect bit ⁽¹⁾ | On-chip reference voltage and analog input are cut off On-chip reference voltage and analog input are connected | R/W |
| b1 | _ | Reserved bits | Set to 0. | R/W |
| b2 | _ | | | |
| b3 | _ | | | |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Note:

1. When on-chip reference voltage is used as analog input, first set the ADEX0 bit in the ADCON1 register to 1 (on-chip reference voltage selected) and then set the OCVREFAN bit to 1 (on-chip reference voltage and analog input are connected).

When on-chip reference voltage is not used as analog input, first set the OCVREFAN bit to 0 (on-chip reference voltage and analog input are cut off) and then set the ADEX0 bit to 0 (extended analog input pin not selected).

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the OCVREFCR register. If the contents of the OCVREFCR register are rewritten during A/D conversion, the conversion result is undefined.

A/D Register i (ADi) (i = 0 to 7) 27.2.2

Address 00C1h to 00C0h (AD0), 00C3h to 00C2h (AD1), 00C5h to 00C4h (AD2), 00C7h to 00C6h (AD3), 00C9h to 00C8h (AD4), 00CBh to 00CAh (AD5), 00CDh to 00CCh (AD6), 00CFh to 00CEh (AD7)

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|-----|-----|-----|-----|-----|-----|----|----|
| Symbol | _ | _ | _ | _ | _ | _ | _ | _ |
| After Reset | Х | Х | Х | Х | Х | Х | Х | Х |
| | | | | | | | | |
| Bit | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 |
| Symbol | _ | _ | _ | _ | _ | | _ | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | Х | Х |

| | Fur | ection | | | |
|-----|---|--------------------------------------|---|--|--|
| Bit | 10-Bit Mode | 8-Bit Mode | | | |
| | (BITS Bit in ADCON1 Register = 1) | (BITS Bit in ADCON1 Register = 0) | | | |
| b0 | 8 low-order bits in A/D conversion result | A/D conversion result | R | | |
| b1 | | | | | |
| b2 | | | | | |
| b3 | | | | | |
| b4 | | | | | |
| b5 | | | | | |
| b6 | | | | | |
| b7 | | | | | |
| b8 | 2 high-order bits in A/D conversion result | When read, the content is 0. | R | | |
| b9 | | | | | |
| b10 | Nothing is assigned. If necessary, set to 0. When | read, the content is 0. | _ | | |
| b11 | | | | | |
| b12 | | | | | |
| b13 | | | | | |
| b14 | 1 | | | | |
| b15 | Reserved bit | When read, the content is undefined. | R | | |

If the contents of the ADCON1, ADMOD, ADINSEL, or OCVREFCR register are written during A/D conversion, the conversion result is undefined.

When using the A/D converter in 10-bit mode, repeat mode 0, repeat mode 1, or repeat sweep mode, access the ADi register in 16-bit units. Do not access it in 8-bit units.

27.2.3 A/D Mode Register (ADMOD)

| Address | Address 00D4II | | | | | | | |
|-------------|----------------|--------|-----|-----|-----|------|------|------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | ADCAP1 | ADCAP0 | MD2 | MD1 | MD0 | CKS2 | CKS1 | CKS0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|-------------------------------|--|-----|
| b0 | CKS0 | Division select bit | 0 0: fAD divided by 8 | R/W |
| b1 | CKS1 | | 0 1: fAD divided by 4 | R/W |
| | | | 1 0: fAD divided by 2 | |
| | | | 1 1: fAD divided by 1 (no division) | |
| b2 | CKS2 | Clock source select bit (1) | 0: Selects f1 | R/W |
| | | | 1: Selects fOCO-F | |
| b3 | MD0 | A/D operating mode select bit | b5 b4 b3 | R/W |
| b4 | MD1 | | 0 0 0: One-shot mode | R/W |
| b5 | MD2 | | 0 0 1: Do not set. 0 1 0: Repeat mode 0 | R/W |
| | | | 0 1 1: Repeat mode 1 | |
| | | | 1 0 0: Single sweep mode | |
| | | | 1 0 1: Do not set. | |
| | | | 1 1 0: Repeat sweep mode | |
| | | | 1 1 1: Do not set. | |
| b6 | ADCAP0 | A/D conversion trigger select | b7 b6 | R/W |
| b7 | ADCAP1 | bit | 0 0: A/D conversion starts by software trigger (ADST bit in ADCON0 register) | R/W |
| | | | 0 1: Do not set. | |
| | | | 1 0: A/D conversion starts by conversion trigger from timer | |
| | | | RC | |
| | | | 1 1: A/D conversion starts by external trigger (ADTRG) | |

Note:

1. When the CKS2 bit is changed, wait for 3 ϕ AD cycles or more before starting A/D conversion.

If the ADMOD register is rewritten during A/D conversion, the conversion result is undefined.

27.2.4 A/D Input Select Register (ADINSEL)

| Address | Address 00D5n | | | | | | | |
|-------------|---------------|---------|-------|-------|----|-----|-----|-----|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | ADGSEL1 | ADGSEL0 | SCAN1 | SCAN0 | _ | CH2 | CH1 | CH0 |
| After Reset | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|----------|--------------------|--------------------------------|---|------------|
| b0 | CH0 | Analog input pin select bit | Refer to Table 27.2 Analog Input Pin Selection | R/W |
| b1 | CH1 | | | R/W |
| b2 | CH2 | | | R/W |
| b3 | _ | Reserved bit | Set to 0. | R/W |
| b4 | SCAN0 | A/D sweep pin count select bit | b5 b4 | R/W |
| b5 | SCAN1 | | 0 0: 2 pins 0 1: 4 pins 1 0: 6 pins 1 1: 8 pins | R/W |
| b6 b7 | ADGSEL0 ADGSEL1 | A/D input group select bit | 0 0: Port P0 group selected 0 1: Port P1 group selected 1 0: Do not set. 1 1: Port group not selected | R/W R/W |

If the ADINSEL register is rewritten during A/D conversion, the conversion result is undefined.

Table 27.2 Analog Input Pin Selection

| Bits CH2 to CH0 | Bits ADGSEL1, ADGSEL0 = 00b | Bits ADGSEL1, ADGSEL0 = 01b |
|-----------------|-----------------------------|-----------------------------|
| 000b | AN0 | AN8 |
| 001b | AN1 | AN9 |
| 010b | AN2 | AN10 |
| 011b | AN3 | AN11 |
| 100b | AN4 | Do not set. |
| 101b | AN5 | |
| 110b | AN6 | |
| 111b | AN7 | |

A/D Control Register 0 (ADCON0) 27.2.5

Address 00D6h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|----|----|------|
| Symbol | _ | _ | _ | _ | _ | _ | _ | ADST |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|----------|--|------------------------------------|-----|
| b0 | ADST | A/D conversion start flag | 0: Stop A/D conversion | R/W |
| | | | 1: Start A/D conversion | |
| b1 | _ | Nothing is assigned. If necessary, set | to 0. When read, the content is 0. | |
| b2 | _ | | | |
| b3 | <u> </u> | | | |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

ADST Bit (A/D conversion start flag)

[Conditions for setting to 1]

When A/D conversion starts and while A/D conversion is in progress.

[Condition for setting to 0]

When A/D conversion stops.

27.2.6 A/D Control Register 1 (ADCON1)

| Address | ווזעטט | | | | | | | | |
|-------------|---------|---------|--------|------|----|----|----|-------|--|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | ADDDAEL | ADDDAEN | ADSTBY | BITS | _ | _ | _ | ADEX0 | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|---------|--|---|-----|
| b0 | ADEX0 | Extended analog input pin select bit (1) | Extended analog input pin not selected On-chip reference voltage selected (2) | R/W |
| b1 | _ | Reserved bits | Set to 0. | R/W |
| b2 | _ | | | |
| b3 | _ | | | |
| b4 | BITS | 8/10-bit mode select bit | 0: 8-bit mode 1: 10-bit mode | R/W |
| b5 | ADSTBY | A/D standby bit ⁽³⁾ | A/D operation stops (standby) A/D operation enabled | R/W |
| b6 | ADDDAEN | A/D open-circuit detection assist function enable bit ⁽⁴⁾ | 0: Disabled 1: Enabled | R/W |
| b7 | ADDDAEL | A/D open-circuit detection assist method select bit ⁽⁴⁾ | Discharge before conversion Precharge before conversion | R/W |

Notes:

- 1. When on-chip reference voltage is used as analog input, first set the ADEX0 bit to 1 (on-chip reference voltage selected) and then set the OCVREFAN bit in the OCVREFCR register to 1 (on-chip reference voltage and analog input are connected).
 - When on-chip reference voltage is not used as analog input, first set the OCVREFAN bit to 0 (on-chip reference voltage and analog input are cut off) and then set the ADEX0 bit to 0 (extended analog input pin not selected).
- 2. Do not set to 1 (A/D conversion using comparison reference voltage as input) in single sweep mode or repeat sweep mode.
- 3. When the ADSTBY bit is changed from 0 (A/D operation stops) to 1 (A/D operation enabled), wait for 1 φAD cycle or more before starting A/D conversion.
- 4. To enable the A/D open-circuit detection assist function, select the conversion start state with the ADDDAEL bit after setting the ADDDAEN bit to 1 (enabled).

The conversion result with an open circuit varies with external circuits. Careful evaluation should be performed according to the system before using this function.

If the ADCON1 register is rewritten during A/D conversion, the conversion result is undefined.

27.3 Common Items for Multiple Modes

27.3.1 Input/Output Pins

The analog input shares pins $P0_0$ to $P0_7$, and $P1_0$ to $P1_3$ in AN0 to AN11. When using the ANi (i = 0 to 11) pin as input, set the corresponding port direction bit to 0 (input mode). After changing the A/D operating mode, select an analog input pin again.

27.3.2 A/D Conversion Cycles

Figure 27.2 shows a Timing Diagram of A/D Conversion. Figure 27.3 shows the A/D Conversion Cycles (ϕ AD = fAD).




Figure 27.2 Timing Diagram of A/D Conversion




Figure 27.3 A/D Conversion Cycles (♦AD = fAD)

27. A/D Converter R8C/33A Group

Table 27.3 shows the Number of Cycles for A/D Conversion Items. The A/D conversion time is defined as

The start process time varies depending on which ϕAD is selected.

When 1 (A/D conversion starts) is written to the ADST bit in the ADCON0 register, an A/D conversion starts after the start process time has elapsed. Reading the ADST bit before the A/D conversion returns 0 (A/D conversion stops).

In the modes where an A/D conversion is performed on multiple pins or multiple times, the between-execution process time is inserted between the A/D conversion execution time for one pin and the next A/D conversion time.

In one-shot mode and single sweep mode, the ADST bit is set to 0 during the end process time and the last A/D conversion result is stored in the ADi register.

- In on-shot mode Start process time + A/D conversion execution time + end process time
- When two pins are selected in single sweep mode Start process time + (A/D conversion execution time + between-execution process time + A/D conversion execution time) + end process time

Table 27.3 Number of Cycles for A/D Conversion Items

| | A/D Conversion Item | Number of Cycles | | |
|--------------------|---------------------------------|-------------------|--|--|
| Start process time | $\phi AD = fAD$ | 1 or 2 fAD cycles | | |
| | φAD = fAD divided by 2 | 2 or 3 fAD cycles | | |
| | φAD = fAD divided by 4 | 3 or 4 fAD cycles | | |
| | φAD = fAD divided by 8 | 5 or 6 fAD cycles | | |
| A/D conversion | Open-circuit detection disabled | 40 φAD cycles | | |
| execution time | Open-circuit detection enabled | 42 φAD cycles | | |
| Between-execution | process time | 1 | | |
| End process time | | 2 or 3 fAD cycles | | |

27. A/D Converter R8C/33A Group

27.3.3 A/D Conversion Start Condition

A software trigger, trigger from timer RC, and external trigger are used as A/D conversion start triggers. Figure 27.4 shows the Block Diagram of A/D Conversion Start Control Unit.




Figure 27.4 Block Diagram of A/D Conversion Start Control Unit

27.3.3.1 **Software Trigger**

A software trigger is selected when bits ADCAP1 to ADCAP0 in the ADMOD register are set to 00b (software trigger).

The A/D conversion starts when the ADST bit in the ADCON0 register is set to 1 (A/D conversion starts).

27.3.3.2 Trigger from Timer RC

This trigger is selected when bits ADCAP1 to ADCAP0 in the ADMOD register are set to 10b (timer RC). To use this function, make sure the following conditions are met.

- Bits ADCAP1 to ADCAP0 in the ADMOD register are set to 10b (timer RC).
- Timer RC is used in the output compare function (timer mode, PWM mode, PWM2 mode).
- The ADTRGjE bit (j = A, B, C, D) in the TRCADCR register is set to 1 (A/D trigger occurs at compare match with TRCGRj register).
- The ADST bit in the ADCON0 register is set to 1 (A/D conversion starts).

When the IMFj bit in the TRCSR register is changed from 0 to 1, A/D conversion starts.

Refer to 19. Timer RC, 19.5 Timer Mode (Output Compare Function), 19.6 PWM Mode, 19.7 PWM2 Mode for the details of timer RC and the output compare function (timer mode, PWM mode, and PWM2 mode).

27.3.3.3 **External Trigger**

This trigger is selected when bits ADCAP1 to ADCAP0 in the ADMOD register are set to 11b (external trigger (ADTRG)).

To use this function, make sure the following conditions are met.

- Bits ADCAP1 to ADCAP0 in the ADMOD register are set to 11b (external trigger (\overline{ADTRG})).
- The INTOEN bit in the INTEN register is set to 1 ((INTO input enabled)).
- The PD4_5 bit in the PD4 register is set to 0 (input mode).
- The ADST bit in the ADCON0 register is set to 1 (A/D conversion starts).

When the ADTRG pin input is changed from "H" to "L" under the above conditions, A/D conversion starts.

27.3.4 A/D Conversion Result

The A/D conversion result is stored in the ADi register (i = 0 to 7). The register where the result is stored varies depending on the A/D operating mode used. The contents of the ADi register are undefined after a reset. Values cannot be written to the ADi register.

In repeat mode 0, no interrupt request is generated. After the first AD conversion is completed, determine if the A/D conversion time has elapsed by a program.

In one-shot mode, repeat mode 1, single sweep mode, and repeat sweep mode, an interrupt request is generated at certain times, such as when an A/D conversion completes (the IR bit in the ADIC register is set to 1).

However, in repeat mode 1 and repeat sweep mode, A/D conversion continues after an interrupt request is generated. Read the ADi register before the next A/D conversion is completed, since at completion the ADi register is rewritten with the new value.

In one-shot mode and single sweep mode, when bits ADCAP1 to ADCAP0 in the ADMOD register is set to 00b (software trigger), the ADST bit in the ADCON0 register is used to determine whether the A/D conversion or sweep has completed.

During an A/D conversion operation, if the ADST bit in the ADCON0 register is set to 0 (A/D conversion stops) by a program to forcibly terminate A/D conversion, the conversion result of the A/D converter is undefined and no interrupt is generated. If the ADST bit is set to 0 by a program, do not use the value of the ADi register.

27.3.5 Low Current Consumption Function

When the A/D converter is not used, power consumption can be reduced by setting the ADSTBY bit in the ADCON1 register to 0 (A/D operation stops (standby)) to shut off any analog circuit current flow.

To use the A/D converter, set the ADSTBY bit to 1 (A/D operation enabled) and wait for 1 ϕ AD cycle or more before setting the ADST bit in the ADCON0 register to 1 (A/D conversion starts). Do not write 1 to bits ADST and ADSTBY at the same time.

Also, do not set the ADSTBY bit to 0 (A/D operation stops (standby)) during A/D conversion.

27.3.6 Extended Analog Input Pins

In one-shot mode, repeat mode 0, and repeat mode 1, the on-chip reference voltage (OCVREF) can be used as analog input.

Any variation in VREF can be confirmed using the on-chip reference voltage. Use the ADEX0 bit in the ADCON1 register and the OCVREFAN bit in the OCVREFCR register to select the on-chip reference voltage. The A/D conversion result of the on-chip reference voltage in one-shot mode or in repeat mode 0 is stored in the AD0 register.

27.3.7 A/D Open-Circuit Detection Assist Function

To suppress influences of the analog input voltage leakage from the previously converted channel during A/D conversion operation, a function is incorporated to fix the electric charge on the chopper amp capacitor to the predetermined state (AVCC or GND) before starting conversion.

This function enables more reliable detection of an open circuit in the wiring connected to the analog input pins. Figure 27.5 shows the A/D Open-Circuit Detection Example on AVCC Side (Precharge before Conversion Selected) and Figure 27.6 shows the A/D Open-Circuit Detection Example on AVSS Side (Discharge before Conversion Selected).

27. A/D Converter R8C/33A Group




Figure 27.5 A/D Open-Circuit Detection Example on AVCC Side (Precharge before Conversion Selected)




Figure 27.6 A/D Open-Circuit Detection Example on AVSS Side (Discharge before Conversion Selected)

27.4 **One-Shot Mode**

In one-shot mode, the input voltage to one pin selected from among AN0 to AN11 or OCVREF is A/D converted

Table 27.4 lists the One-Shot Mode Specifications.

One-Shot Mode Specifications

| Item | Specification |
|--|--|
| Function | The input voltage to the pin selected by bits CH2 to CH0 and bits ADGSEL1 to ADGSEL0 in the ADINSEL register or the ADEX0 bit in the ADCON1 register is A/D converted once. |
| Resolution | 8 bits or 10 bits |
| A/D conversion start condition | Software trigger Timer RC External trigger (Refer to 27.3.3 A/D Conversion Start Condition) |
| A/D conversion stop condition | A/D conversion completes (If bits ADCAP1 to ADCAP0 in the ADMOD register are set to 00b (software trigger), the ADST bit in the ADCON0 register is set to 0.) Set the ADST bit to 0 |
| Interrupt request generation timing | When A/D conversion completes |
| Analog input pin | One pin selectable from among AN0 to AN11, or OCVREF. |
| Storage resister for A/D conversion result | AD0 register: AN0, AN8, OCVREF AD1 register: AN1, AN9 AD2 register: AN2, AN10 AD3 register: AN3, AN11 AD4 register: AN4 AD5 register: AN5 AD6 register: AN6 AD7 register: AN7 |
| Reading of result of A/D converter | Read register AD0 to AD7 corresponding to the selected pin. |

Repeat Mode 0 27.5

In repeat mode 0, the input voltage to one pin selected from among AN0 to AN11 or OCVREF is A/D converted repeatedly.

Table 27.5 lists the Repeat Mode 0 Specifications.

Repeat Mode 0 Specifications

| Item | Specification |
|--|---|
| Function | The input voltage to the pin selected by bits CH2 to CH0 and bits ADGSEL1 to ADGSEL0 in the ADINSEL register or the ADEX0 bit in the ADCON1 register is A/D converted repeatedly. |
| Resolution | 8 bits or 10 bits |
| A/D conversion start condition | Software trigger Timer RC External trigger (Refer to 27.3.3 A/D Conversion Start Condition) |
| A/D conversion stop condition | Set the ADST bit in the ADCON0 register to 0 |
| Interrupt request generation timing | Not generated |
| Analog input pin | One pin selectable from among AN0 to AN11, or OCVREF. |
| Storage resister for A/D conversion result | AD0 register: AN0, AN8, OCVREF AD1 register: AN1, AN9 AD2 register: AN2, AN10 AD3 register: AN3, AN11 AD4 register: AN4 AD5 register: AN5 AD6 register: AN6 AD7 register: AN7 |
| Reading of result of A/D converter | Read register AD0 to AD7 corresponding to the selected pin. |

27.6 Repeat Mode 1

In repeat mode 1, the input voltage to one pin selected from among AN0 to AN11 or OCVREF is A/D converted repeatedly.

Table 27.6 lists the Repeat Mode 1 Specifications. Figure 27.7 shows the Operating Example of Repeat Mode 1.

Repeat Mode 1 Specifications

| Item | Specification |
|------------------------------------|--|
| Function | The input voltage to the pin selected by bits CH2 to CH0 and bits ADGSEL1 to ADGSEL0 in the ADINSEL register or the ADEX0 bit in the |
| | ADCON1 register is A/D converted repeatedly. |
| Resolution | 8 bits or 10 bits |
| A/D conversion start condition | Software triggerTimer RC |
| | External trigger |
| | (Refer to 27.3.3 A/D Conversion Start Condition) |
| A/D conversion stop condition | Set the ADST bit in the ADCON0 register to 0 |
| Interrupt request generation | When the A/D conversion result is stored in the AD7 register. |
| timing | |
| Analog input pin | One pin selectable from among AN0 to AN11, or OCVREF. |
| Storage resister for A/D | AD0 register: 1st A/D conversion result, 9th A/D conversion result |
| conversion result | AD1 register: 2nd A/D conversion result, 10th A/D conversion result |
| | AD2 register: 3rd A/D conversion result, 11th A/D conversion result |
| | AD3 register: 4th A/D conversion result, 12th A/D conversion result |
| | AD4 register: 5th A/D conversion result, 13th A/D conversion result |
| | AD5 register: 6th A/D conversion result, 14th A/D conversion result |
| | AD6 register: 7th A/D conversion result, 15th A/D conversion result |
| | AD7 register: 8th A/D conversion result, 16th A/D conversion result |
| Reading of result of A/D converter | Read registers AD0 to AD7 |

27. A/D Converter R8C/33A Group




Figure 27.7 **Operating Example of Repeat Mode 1**

27.7 **Single Sweep Mode**

In single sweep mode, the input voltage to two, four, six, or eight pins selected from among AN0 to AN11 are A/Dconverted once.

Table 27.7 lists the Single Sweep Mode Specifications. Figure 27.8 shows the Operating Example of Single Sweep Mode.

Table 27.7 Single Sweep Mode Specifications

| Item | Specification |
|--------------------------------|--|
| Function | The input voltage to the pins selected by bits ADGSEL1 to ADGSEL0 and |
| | bits SCAN1 to SCAN0 in the ADINSEL register is A/D converted once. |
| Resolution | 8 bits or 10 bits |
| A/D conversion start condition | |
| | • Timer RC |
| | • External trigger |
| | (Refer to 27.3.3 A/D Conversion Start Condition) |
| A/D conversion stop condition | • If two pins are selected, when A/D conversion of the two selected pins |
| | completes (the ADST bit in the ADCON0 register is set to 0). • If four pins are selected, when A/D conversion of the four selected pins |
| | completes (the ADST bit is set to 0). |
| | • If six pins are selected, when A/D conversion of the six selected pins |
| | completes (the ADST bit is set to 0). |
| | • If eight pins are selected, when A/D conversion of the eight selected |
| | pins completes (the ADST bit is set to 0). |
| | • Set the ADST bit to 0. |
| Interrupt request generation | • If two pins are selected, when A/D conversion of the two selected pins |
| timing | completes. |
| | • If four pins are selected, when A/D conversion of the four selected pins |
| | completes. • If six pins are selected, when A/D conversion of the six selected pins |
| | completes. |
| | • If eight pins are selected, when A/D conversion of the eight selected |
| | pins completes. |
| Analog input pin | ANO to AN1(2 pins), AN8 to AN9(2 pins), |
| | ANO to AN3(4 pins), AN8 to AN11(4 pins), |
| | AN0 to AN5(6 pins), |
| | AN0 to AN7(8 pins) |
| | (Selectable by bits SCAN1 to SCAN0 and bits ADGSEL1 to ADGSEL0.) |
| Storage resister for A/D | AD0 register: AN0, AN8 |
| conversion result | AD1 register: AN1, AN9 |
| | AD2 register: AN2, AN10 |
| | AD3 register: AN3, AN11 |
| | AD4 register: AN4 |
| | AD5 register: AN5 |
| | AD6 register: AN6 |
| | AD7 register: AN7 |
| Reading of result of A/D | Read the registers from AD0 to AD7 corresponding to the selected pin. |
| converter | |

27. A/D Converter R8C/33A Group




Figure 27.8 **Operating Example of Single Sweep Mode**

27.8 **Repeat Sweep Mode**

In repeat sweep mode, the input voltage to two, four, six, or eight pins selected from among AN0 to AN11 are A/D converted repeatedly.

Table 27.8 lists the Repeat Sweep Mode Specifications. Figure 27.9 shows the Operating Example of Repeat Sweep Mode.

Table 27.8 Repeat Sweep Mode Specifications

| Item | Specification |
|--------------------------------|--|
| Function | The input voltage to the pins selected by bits ADGSEL1 to ADGSEL0 and |
| | bits SCAN1 to SCAN0 in the ADINSEL register are A/D converted |
| | repeatedly. |
| Resolution | 8 bits or 10 bits |
| A/D conversion start condition | Software trigger |
| | • Timer RC |
| | • External trigger |
| | (Refer to 27.3.3 A/D Conversion Start Condition) |
| A/D conversion stop condition | Set the ADST bit in the ADCON0 register to 0 |
| Interrupt request generation | • If two pins are selected, when A/D conversion of the two selected pins |
| timing | completes. |
| | • If four pins are selected, when A/D conversion of the four selected pins completes. |
| | If six pins are selected, when A/D conversion of the six selected pins |
| | completes. |
| | • If eight pins are selected, when A/D conversion of the eight selected |
| | pins completes. |
| Analog input pin | AN0 to AN1(2 pins), AN8 to AN9(2 pins), |
| | AN0 to AN3(4 pins), AN8 to AN11(4 pins), |
| | AN0 to AN5(6 pins), |
| | AN0 to AN7(8 pins) |
| | (Selectable by bits SCAN1 to SCAN0 and bits ADGSEL1 to ADGSEL0.) |
| Storage resister for A/D | AD0 register: AN0, AN8 |
| conversion result | AD1 register: AN1, AN9 |
| | AD2 register: AN2, AN10 |
| | AD3 register: AN3, AN11 |
| | AD4 register: AN4 |
| | AD5 register: AN5 |
| | AD6 register: AN6 |
| | AD7 register: AN7 |
| Reading of result of A/D | Read the registers from AD0 to AD7 corresponding to the selected pin. |
| converter | |

27. A/D Converter R8C/33A Group




Figure 27.9 **Operating Example of Repeat Sweep Mode**

27.9 Internal Equivalent Circuit of Analog Input

Figure 27.10 shows the Internal Equivalent Circuit of Analog Input.




Figure 27.10 Internal Equivalent Circuit of Analog Input

27.10 Output Impedance of Sensor under A/D Conversion

To carry out A/D conversion properly, charging the internal capacitor C shown in Figure 27.11 has to be completed within a specified period of time. T (sampling time) as the specified time. Let output impedance of sensor equivalent circuit be R0, internal resistance of microcomputer be R, precision (error) of the A/D converter be X, and the resolution of A/D converter be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).

$$\begin{array}{c} \text{VC is generally} \quad \text{VC=VIN} \Bigg\{ 1 - e^{\displaystyle -\frac{1}{C(R0+R)}} \, t \\ \\ \text{And when } t = T, \quad \text{VC = VIN} - \frac{X}{Y} \, \text{VIN = VIN} \bigg(1 - \frac{X}{Y} \bigg) \\ \\ e^{\displaystyle -\frac{1}{C(R0+R)}} T = \frac{X}{Y} \\ \\ -\frac{1}{C(R0+R)} T = \ln \frac{X}{Y} \end{array}$$
 Hence,
$$R0 = -\frac{T}{C \bullet \ln \frac{X}{Y}} - R$$

Figure 27.11 shows Analog Input Pin and External Sensor Equivalent Circuit. When the difference between VIN and VC becomes 0.1LSB, we find impedance R0 when voltage between pins VC changes from 0 to VIN-(0.1/1024) VIN in time T. (0.1/1024) means that A/D precision drop due to insufficient capacitor charge is held to 0.1LSB at time of A/D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1LSB.

 $T = TBD \mu s$ when $f(\phi AD) = TBD MHz$. Output impedance R0 for sufficiently charging capacitor C within time T is determined as follows.

T = TBD μs, R = TBD kΩ, C = TBD pF, X = 0.1, and Y = 1024. Hence,
$$R0 = -\frac{TBD}{TBD \bullet \ln \frac{0.1}{1024}} - TBD \approx TBD$$

Thus, the allowable output impedance of the sensor equivalent circuit, making the precision (error) 0.1LSB or less, is approximately TBD $k\Omega$ maximum.




Figure 27.11 Analog Input Pin and External Sensor Equivalent Circuit

27.11 Notes on A/D Converter

- Write to the ADMOD register, the ADINSEL register, the ADCON0 register (other than ADST bit), the ADCON1 register, the OCVREFCR register when A/D conversion is stopped (before a trigger occurs).
- To use the A/D converter in repeat mode 0, repeat mode 1, or repeat sweep mode, select the frequency of the A/D converter operating clock ϕAD or more for the CPU clock during A/D conversion. Do not select fOCO-F as \$\phi AD.
- Connect 0.1 µF capacitor between the VREF pin and AVSS pin.
- Do not enter stop mode during A/D conversion.
- Do not enter wait mode during A/D conversion regardless of the state of the CM02 bit in the CM0 register (1: Peripheral function clock stops in wait mode or 0: Peripheral function clock does not stop in wait mode).
- Do not set the FMSTP bit in the FMR0 register to 1 (flash memory stops) during A/D conversion.

28. D/A Converter R8C/33A Group

28. D/A Converter

The D/A converters are 8-bit R-2R type units. There are two independent D/A converters.

28.1 Overview

D/A conversion is performed by writing a value to the DAi register (i = 0 or 1). To output the conversion result, set the DAiE bit in the DACON register to 1 (output enabled). Before using D/A conversion, set the corresponding bits PD0_6 and PD0_7 in the PD0 register to 0 (input mode) and the PU01 bit in the PUR0 register to 0 (not pulled up). The output analog voltage (V) is determined by the setting value n (n: decimal) of the DAi register.

 $V = Vref \times n / 256$ (n = 0 to 255)

Vref: Reference voltage

Table 28.1 lists the D/A Converter Specifications. Figure 28.1 shows the D/A Converter Block Diagram and Figure 28.2 shows the D/A Converter Equivalent Circuit.

Table 28.1 D/A Converter Specifications

| Item | Performance |
|-----------------------|-----------------|
| D/A conversion method | R-2R method |
| Resolution | 8 bits |
| Analog output pins | 2 (DA0 and DA1) |





Figure 28.1 D/A Converter Block Diagram

R8C/33A Group 28. D/A Converter



D/A Converter Equivalent Circuit Figure 28.2

R8C/33A Group 28. D/A Converter

28.2 Registers

28.2.1 D/Ai Register (DAi) (i = 0 or 1)

Address 00D8h (DA0), 00D9h (DA1)

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|----|----|----|
| Symbol | _ | _ | _ | _ | | _ | _ | _ |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Function | Setting Range | R/W |
|-------|--------------------------------|---------------|-----|
| b7-b0 | Output value of D/A conversion | 00h to FFh | R/W |

When the D/A converter is not used, set the DAiE bit (i = 0 or 1) to 0 (output disabled) and set the DAi register to 00h to prevent current from flowing into the R-2R resistor ladder to reduce unnecessary current consumption.

28.2.2 **D/A Control Register (DACON)**

Address 00DCh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----|----|----|----|----|----|------|------|
| Symbol | _ | _ | _ | _ | _ | _ | DA1E | DA0E |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|--------------------------------|-----|
| b0 | DA0E | D/A0 output enable bit | 0: Output disabled | R/W |
| | | | 1: Output enabled | |
| b1 | DA1E | D/A1 output enable bit | 0: Output disabled | R/W |
| | | | 1: Output enabled | |
| b2 | _ | Nothing is assigned. If necessary, set to 0 | . When read, the content is 0. | _ |
| b3 | _ | | | |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

When the D/A converter is not used, set the DAiE bit (i = 0 or 1) to 0 (output disabled) and set the DAi register to 00h to prevent current from flowing into the R-2R resistor ladder to reduce unnecessary current consumption.

R8C/33A Group 29. Comparator A

29. Comparator A

Comparator A compares a reference input voltage and an analog input voltage. Comparator A1 and comparator A2 are independent of each other. Note that these comparators share the voltage detection circuit with voltage monitor 1 and voltage monitor 2. Either comparator A1 and comparator A2 or voltage monitor 1 and voltage monitor 2 can be selected to use the voltage detection circuit.

29.1 Overview

The comparison result of the reference input voltage and analog input voltage can be read by software. The result also can be output from the VCOUTi (i = 1 or 2) pin. An input voltage to the LVREF pin can be selected as the reference input voltage. Also, the comparator A1 interrupt and comparator A2 interrupt can be used.

Table 29.1 lists the Comparator A Specifications, Figure 29.1 shows a Comparator A Block Diagram, and Table 29.2 lists the Pin Configuration of Comparator A.

Table 29.1 Comparator A Specifications

| | Item | Comparator A1 | Comparator A2 |
|--------------------------|--------------------------|--|--|
| Analog | input voltage | Input voltage to the LVCMP1 pin | Input voltage to the LVCMP2 pin |
| Refere | nce input voltage | Input voltage to the LVREF pin | |
| Compa | arison target | Whether passing thorough the reference input | t voltage by rising or falling. |
| Compa | arison result | The VW1C3 bit in the VW1C register | The VCA13 bit in the VCA1 register |
| monito | r | Whether higher or lower than the reference in | nput voltage. |
| Interru | pt | Comparator A1 interrupt (non-makable or maskable selectable) | Comparator A2 interrupt (non-makable or maskable selectable) |
| | | Interrupt request at: Reference input voltage > input voltage to the LVCMP1 pin and/or Input voltage to the LVCMP1 pin > reference input voltage | Interrupt request at: Reference input voltage > input voltage to the LVCMP2 pin and/or Input voltage to the LVCMP2 pin > reference input voltage |
| Digital Filter | Switching enable/disable | Supported | |
| | Sampling time | (fOCO-S divided by n) x 2 n: 1, 2, 4, and 8 | |
| Comparison result output | | Output from the LVCOUT1 pin (Whether the comparison result output is inverted or not can be selected.) | Output from the LVCOUT2 pin (Whether the comparison result output is inverted or not can be selected.) |

R8C/33A Group 29. Comparator A




Figure 29.1 Comparator A Block Diagram

Table 29.2 Pin Configuration of Comparator A

| Pin Name | I/O | Function |
|----------|--------|--|
| LVCMP1 | Input | Comparator A1 analog pin |
| LVCOUT1 | Output | Comparator A1 comparison result output pin |
| LVCMP2 | Input | Comparator A2 analog pin |
| LVCOUT2 | Output | Comparator A2 comparison result output pin |
| LVREF | Input | Comparator reference voltage pin |

R8C/33A Group 29. Comparator A

29.2 Registers

29.2.1 Voltage Monitor Circuit/Comparator A Control Register (CMPA)

| Address | Address 0030n | | | | | | | |
|-------------|---------------|----|---------|---------|-------|-------|--------|--------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | COMPSEL | _ | IRQ2SEL | IRQ1SEL | CM2OE | CM10E | CM2POR | CM1POR |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|---------|---|---|-----|
| b0 | CM1POR | LVCOUT1 output polarity select bit | Non-inverted comparator A1 comparison result is output to LVCOUT1. Inverted comparator A1 comparison result is output to LVCOUT1. | R/W |
| b1 | CM2POR | LVCOUT2 output polarity select bit | 0: Non-inverted Comparator A2 comparison result is output to LVCOUT2.1: Inverted comparator A2 comparison result is output to LVCOUT2. | R/W |
| b2 | CM1OE | LVCOUT1 output enable bit | O: Output disabled Output enabled | R/W |
| b3 | CM2OE | LVCOUT2 output enable bit | O: Output disabled Output enabled | R/W |
| b4 | IRQ1SEL | Voltage monitor 1/comparator A1 interrupt type select bit | Non-maskable interrupt Maskable interrupt | R/W |
| b5 | IRQ2SEL | Voltage monitor 2/comparator A2 interrupt type select bit | Non-maskable interrupt Maskable interrupt | R/W |
| b6 | _ | Reserved bit | Set to 0. | R/W |
| b7 | COMPSEL | | 0: Bits IRQ1SEL and IRQ2SEL disabled 1: Bits IRQ1SEL and IRQ2SEL enabled | R/W |

29.2.2 Voltage Monitor Circuit Edge Select Register (VCAC)

 Address 0031h

 Bit
 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 Symbol
 —
 —
 —
 —
 VCAC2
 VCAC1
 —

 After Reset
 0
 0
 0
 0
 0
 0
 0

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|--------------------------------|-----|
| b0 | _ | Nothing is assigned. If necessary, set to 0 | . When read, the content is 0. | _ |
| b1 | VCAC1 | Comparator A1 circuit edge select bit (1) | 0: One edge 1: Both edges | R/W |
| b2 | VCAC2 | Comparator A2 circuit edge select bit (2) | 0: One edge 1: Both edges | R/W |
| b3 | _ | Nothing is assigned. If necessary, set to 0 | . When read, the content is 0. | _ |
| b4 | _ | | | |
| b5 | _ | | | |
| b6 | _ | | | |
| b7 | _ | | | |

Notes:

- 1. When the VCA1 bit is set tot 0 (one edge), the VW1C7 bit in the VW1C register is enabled. Set the VW1C7 bit after setting the VCAC1 bit to 0.
- 2. When the VCA2 bit is set tot 0 (one edge), the VW2C7 bit in the VW2C register is enabled. Set the VW2C7 bit after setting the VCAC2 bit to 0.

R8C/33A Group 29. Comparator A

Voltage Detect Register (VCA1) 29.2.3

| Address | 0033n | | | | | | | | |
|-------------|-------|----|----|----|-------|----|----|----|---|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | |
| Symbol | _ | _ | _ | _ | VCA13 | _ | _ | _ | 1 |
| After Reset | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | - |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---------------------------------------|---|-----|
| b0 | _ | Reserved bits | Set to 0. | R/W |
| b1 | _ | | | |
| b2 | _ | | | |
| b3 | VCA13 | Comparator A2 signal monitor flag (1) | UVCMP2 < reference voltage LVCMP2 ≥ reference voltage or comparator A2 circuit disabled | R |
| b4 | _ | Reserved bits | Set to 0. | R/W |
| b5 | | | | |
| b6 | _ | | | |
| b7 | | | | |

Note:

^{1.} When the VCA27 bit in the VCA2 register is set to 1 (comparator A2 circuit enabled), the VCA13 bit is enabled. When the VCA27 bit in the VCA2 register is set to 0 (comparator A2 circuit disabled), the VCA13 bit is set to 1 (VCMP2 \geq reference voltage).

R8C/33A Group 29. Comparator A

29.2.4 Voltage Detect Register 2 (VCA2)

| Address | 0034n | | | | | | | |
|-------------|--|--------------|-----------|---------------|-------|-------|-------|-------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | VCA27 | VCA26 | VCA25 | VCA24 | VCA23 | VCA22 | VCA21 | VCA20 |
| After Reset | The LVDA | S bit in the | OFS regis | ter is set to | 1. | | | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| After Reset | After Reset The LVDAS bit in the OFS register is set to 0. | | | | | | | |
| | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---|--|-----|
| b0 | VCA20 | Internal power low consumption enable bit ⁽¹⁾ | O: Low consumption disabled 1: Low consumption enabled (2) | R/W |
| b1 | VCA21 | Comparator A1 reference voltage input select bit | O: Internal reference voltage 1: LVREF pin input voltage | R/W |
| b2 | VCA22 | LVCMP1 comparison voltage external input select bit | 0: Supply voltage (VCC) 1: LVCMP1 pin input voltage | R/W |
| b3 | VCA23 | Comparator A2 reference voltage input select bit | O: Internal reference voltage 1: LVREF pin input voltage | R/W |
| b4 | VCA24 | LVCMP2 comparison voltage external input select bit | 0: Supply voltage (VCC) (Vdet2_0) 1: LVCMP2 pin input voltage (Vdet2_EXT) | R/W |
| b5 | VCA25 | Voltage detection 0 enable bit (3) | Voltage detection 0 circuit disabled Voltage detection 0 circuit enabled | R/W |
| b6 | VCA26 | Voltage detection 1/comparator A1 enable bit (3) | O: Voltage detection 1/comparator A1 circuit disabled 1: Voltage detection 1/comparator A1 circuit enabled | R/W |
| b7 | VCA27 | Voltage detection 2/comparator A2 enable bit ⁽⁵⁾ | 0: Voltage detection 2/comparator A2 circuit disabled 1: Voltage detection 2/comparator A2 circuit enabled | R/W |

Notes:

- 1. Use the VCA20 bit only when the MCU enters wait mode. To set the VCA20 bit, follow the procedure shown in Figure 9.3 Procedure for Reducing Internal Power Consumption Using VCA20 bit.
- 2. When the VCA20 bit is set to 1 (low consumption enabled), do not set the CM10 bit in the CM1 register to 1 (stop mode).
- 3. To use voltage monitor 0 reset, set the VCA25 bit to 1.
 - After the VCA25 bit is set to 1 from 0, allow td(E-A) to elapse before the voltage detection circuit starts operation.
- 4. To use the voltage detection 1/comparator A1 interrupt or the VW1C3 bit in the VW1C register, set the VCA26 bit to 1.
 - After the VCA26 bit is set to 1 from 0, allow td(E-A) to elapse before the voltage detection 1/comparator A1 circuit starts operation.
- 5. To use the voltage detection 2/comparator A2 interrupt or the VCAC13 bit in the VCA1 register, set the VCA27 bit to 1.
 - After the VCA27 bit is set to 1 from 0, allow td(E-A) to elapse before the voltage detection 2/comparator A2 circuit starts operation.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VCA2 register.

R8C/33A Group 29. Comparator A

29.2.5 Voltage Monitor 1 Circuit Control Register (VW1C)



| Bit | Symbol | Bit Name | Function | R/W |
|----------|----------------|--|--|------------|
| b0 | VW1C0 | Comparator A1 interrupt enable bit (1) | 0: Disabled 1: Enabled | R/W |
| b1 | VW1C1 | Comparator A1 digital filter disable mode select bit (2) | O: Digital filter enable mode (digital filter circuit enabled) 1: Digital filter disable mode (digital filter circuit disabled) | R/W |
| b2 | VW1C2 | Comparator A1 interrupt flag (3, 4) | [Condition to set this bit to 0] 0 is written. [Condition to set this bit to 1] When an interrupt request is generated. | R/W |
| b3 | VW1C3 | Comparator A1 signal monitor flag (3) | UCMP1 < reference voltage I: LVCMP1 ≥ reference voltage or comparator A1 circuit disabled | R |
| b4 b5 | VW1F0 VW1F1 | Sampling clock select bit | b5 b4 0 0: fOCO-S divided by 1 0 1: fOCO-S divided by 2 1 0: fOCO-S divided by 4 1 1: fOCO-S divided by 8 | R/W R/W |
| b6 | _ | Reserved bit | Set to 0. | R/W |
| b7 | VW1C7 | Comparator A1 interrupt generation condition select bit ⁽⁵⁾ | When LVCMP1 reaches reference voltage or above. When LVCMP1 reaches reference voltage or below. | R/W |


Notes

- 1. The VW1C0 is enabled when the VCA26 bit in the VCA2 register is set to 1 (comparator A1 circuit enabled). Set the VW1C0 bit to 0 (disabled) when the VCA26 bit is set to 0 (comparator A1 circuit disabled). To set the VW1C0 bit to 1 (enabled), follow the procedure shown in **Table 29.3 Procedure for Setting Bits Associated with Comparator A1 Interrupt**.
- 2. To use the comparator A1 interrupt to exit stop mode and to return again, write 0 and then 1 to the VW1C1 bit.
- 3. Bits VW1C2 and VW1C3 are enabled when the VCA26 bit in the VCA2 register is set to 1 (comparator A1 circuit enabled).
- 4. Set the VW1C2 bit to 0 by a program. When 0 is written by a program, this bit is set to 0 (and remains unchanged even if 1 is written to it).
- 5. The VW1C7 bit is enabled when the VCAC1 bit in the VCAC register is set to 0 (one edge). After setting the VCAC1 bit to 0, set the VW1C7 bit.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VW1C register. Rewriting the VW1C register may set the VW1C2 bit to 1. After rewriting this register, set the VW1C2 bit to 0.

29. Comparator A R8C/33A Group

Voltage Monitor 2 Circuit Control Register (VW2C) 29.2.6



| Bit | Symbol | Bit Name | Function | R/W |
|----------|----------------|--|---|------------|
| b0 | VW2C0 | Comparator A2 interrupt enable bit (1) | 0: Disabled 1: Enabled | R/W |
| b1 | VW2C1 | Comparator A2 digital filter disable mode select bit (2) | Digital filter enable mode (digital filter circuit enabled) Digital filter disable mode (digital filter circuit disabled) | R/W |
| b2 | VW2C2 | Comparator A2 interrupt flag (3, 4) | [Condition to set this bit to 0] 0 is written. [Condition to set this bit to 1] When an interrupt request is generated. | R/W |
| b3 | VW2C3 | WDT detection monitor flag (4) | 0: Not detected 1: Detected | R/W |
| b4 b5 | VW2F0 VW2F1 | Sampling clock select bit | b5 b4 0 0: fOCO-S divided by 1 0 1: fOCO-S divided by 2 1 0: fOCO-S divided by 4 1 1: fOCO-S divided by 8 | R/W R/W |
| b6 | VW2C6 | Reserved bit | Set to 0. | R/W |
| b7 | VW2C7 | Comparator A2 interrupt generation condition select bit ⁽⁵⁾ | When LVCMP2 reaches reference voltage or above. When LVCMP2 reaches reference voltage or below. | R/W |

Notes:

- 1. The VW2C0 is enabled when the VCA27 bit in the VCA2 register is set to 1 (comparator A2 circuit enabled). Set the VW2C0 bit to 0 (disabled) when the VCA27 bit is set to 0 (comparator A2 circuit disabled). To set the VW1C0 bit to 1 (enabled), follow the procedure shown in Table 29.4 Procedure for Setting Bits Associated Comparator A2 Interrupt.
- 2. To use the comparator A2 interrupt to exit stop mode and to return again, write 0 and then 1 to the VW2C1 bit.
- 3. The VW2C2 bit is enabled when the VCA27 bit in the VCA2 register is set to 1 (comparator A2 circuit enabled).
- 4. Set this bit to 0 by a program. When 0 is written by a program, this bit is set to 0 (and remains unchanged even if 1 is written to it).
- 5. The VW2C7 bit is enabled when the VCAC2 bit in the VCAC register is set to 0 (one edge). After setting the VCAC2 bit to 1, set the VW2C7 bit.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VW2C register. Rewriting the VW2C register may set the VW2C2 bit to 1. After rewriting this register, set the VW2C2 bit to 0.

29. Comparator A R8C/33A Group

29.3 **Monitoring Comparison Results**

29.3.1 **Monitoring Comparator A1**

Once the following settings are made, the comparison result of comparator A1 can be monitored by the VW1C3 bit in the VW1C register after td(E-A) has elapsed (refer to 33. Electrical Characteristics).

- (1) Set the VCA21 bit in the VCA2 register to 1 (LVREF pin input voltage).
- (2) Set the VCA22 bit in the VCA2 register to 1 (LVCMP1 pin input voltage).
- (3) Set the VCA26 bit in the VCA2 register to 1 (comparator A1 circuit enabled).

29.3.2 **Monitoring Comparator A2**

Once the following settings are made, the comparison result of comparator A2 can be monitored by the VCA13 bit in the VCA1 register after td(E-A) has elapsed (refer to 33. Electrical Characteristics).

- (1) Set the VCA23 bit in the VCA2 register to 1 (LVREF pin input voltage).
- (2) Set the VCA24 bit in the VCA2 register to 1 (LVCMP2 pin input voltage).
- (3) Set the VCA27 bit in the VCA2 register to 1 (comparator A2 circuit enabled).

29.4 Functional Description

Comparator A1 and comparator A2 operate independently.

The comparison result of the reference input voltage and analog input voltage can be read by software. The result can also be output from the LVCOUTi (i = 1 or 2) pin. An input voltage to the LVREF pin can be used as the reference input voltage. The comparator A1 interrupt or the comparator A2 interrupt can be used by selecting non-maskable or maskable for each interrupt type.

29.4.1 Comparator A1

Table 29.3 lists the Procedure for Setting Bits Associated with Comparator A1 Interrupt, Figure 29.2 shows a Comparator A1 Operating Example (Digital Filter Enabled), and Figure 29.3 shows a Comparator A1 Operating Example (Digital Filter Disabled).

Table 29.3 Procedure for Setting Bits Associated with Comparator A1 Interrupt

| Step | When Using Digital Filter | When Using No Digital Filter | | | |
|-------|---|---|--|--|--|
| 1 | Set the COMPSEL bit in the CMPA register to 1 (bits IRQ1SEL and IRQ2SEL enabled). | | | | |
| 2 | Set the VCA21 bit in the VCA2 register to 1 (LV | /REF pin input voltage) and | | | |
| | the VCA22 bit to 1 (LVCMP1 pin input voltage) | | | | |
| 3 | Set the VCA26 bit in the VCA2 register to 1 (co | omparator A1 circuit enabled). | | | |
| 4 | Wait for td(E-A). | | | | |
| 5 | Select the interrupt type by the IRQ1SEL bit in | the CMPA register. | | | |
| 6 | Select the sampling clock of the digital filter by | Set the VW1C1 bit in the VW1C register to 1 | | | |
| | bits VW1F0 and VW1F1 in the VW1C register. (digital filter disabled). | | | | |
| 7 (1) | Set the VW1C1 bit in the VW1C register to 0 | - | | | |
| | (digital filter enabled). | | | | |
| 8 | Select the interrupt request timing by the VCA | C1 bit in the VCAC register and | | | |
| | the VW1C7 bit in the VW1C register. | | | | |
| 9 | Set the VW1C2 bit in the VW1C register to 0. | | | | |
| 10 | Set the CM14 bit in the CM1 register to 0 | | | | |
| | (low-speed on-chip oscillator on). | | | | |
| 11 | Wait for 2 cycles of the sampling clock of — (No wait time required) | | | | |
| | the digital filter. | | | | |
| 12 | Set the VW1C0 bit in the VW1C register to 1 (comparator A1 interrupt enabled). | | | | |

Note:

1. When the VW1C0 bit is set to 0, steps 6 and 7 can be executed at the same time (with one instruction).




Figure 29.2 Comparator A1 Operating Example (Digital Filter Enabled)

29. Comparator A R8C/33A Group




Figure 29.3 Comparator A1 Operating Example (Digital Filter Disabled)

29.4.2 Comparator A2

Table 29.4 lists the Procedure for Setting Bits Associated Comparator A2 Interrupt, Figure 29.4 shows a Comparator A2 Operating Example (Digital Filter Enabled), and Figure 29.5 shows a Comparator 2 Operating Example (Digital Filter Disabled).

Table 29.4 Procedure for Setting Bits Associated Comparator A2 Interrupt

| Step | When Using Digital Filter | When Using No Digital Filter | | | |
|---------|---|---|--|--|--|
| 1 | Set the COMPSEL bit in the CMPA register to 1 (bits IRQ1SEL and IRQ2SEL enabled). | | | | |
| 2 | Set the VCA23 bit in the VCA2 register to 1 (LV | /REF pin input voltage) and | | | |
| | the VCA24 bit to 1 (LVCMP2 pin input voltage). | | | | |
| 3 | Set the VCA27 bit in the VCA2 register to 1 (co | omparator A2 circuit enabled). | | | |
| 4 | Wait for td(E-A). | | | | |
| 5 | Select the interrupt type by the IRQ2SEL bit in | the CMPA register. | | | |
| 6 | Select the sampling clock of the digital filter by | Set the VW2C1 bit in the VW2C register to 1 | | | |
| U | bits VW2F0 and VW2F1 in the VW2C register. (digital filter disabled). | | | | |
| 7 (1) | Set the VW2C1 bit in the VW2C register to 0 | _ | | | |
| 7 (.) | (digital filter enabled). | | | | |
| 8 | Select the interrupt request timing by the VCAC2 bit in the VCAC register and | | | | |
| U | the VW2C7 bit in the VW2C register. | | | | |
| 9 | Set the VW2C2 bit in the VW2C register to 0. | | | | |
| 10 | Set the CM14 bit in the CM1 register to 0 (low- | _ | | | |
| 10 | speed on-chip oscillator on). | | | | |
| 11 | Wait for 2 cycles of the sampling clock of | - (No wait time required) | | | |
| 11 | the digital filter. | | | | |
| 12 | Set the VW2C0 bit in the VW2C register to 1 (c | comparator A2 interrupt enabled). | | | |

Note:

1. When the VW2C0 bit is set to 0, steps 6 and 7 can be executed at the same time (with one instruction).




Figure 29.4 Comparator A2 Operating Example (Digital Filter Enabled)




Figure 29.5 Comparator 2 Operating Example (Digital Filter Disabled)

Comparator A1 and Comparator A2 Interrupts 29.5

Comparator A generates an interrupt request from two sources, comparator A1 and comparator A2. Non-maskable or maskable can be selected for each interrupt type.

Refer to 11. Interrupts for details of interrupts.

29.5.1 Non-Maskable Interrupts

When the COMPSEL bit in the CMPA register is set to 1 (bits IRQ1SEL and IRQ2SEL enabled) and the IRQiSEL (i = 1 or 2) is set to 0, the comparator Ai interrupt functions as a non-maskable interrupt.

When the selected interrupt request timing occurs, the VWiC2 bit in the VWiC register is set to 1. At this time, a non-maskable interrupt request for comparator Ai is generated.

29.5.2 **Maskable Interrupts**

When the COMPSEL bit in the CMPA register is set to 1 (bits IRQ1SEL and IRQ2SEL enabled) and the IRQiSEL (i = 1 or 2) is set to 1, the comparator Ai interrupt functions as a maskable interrupt.

The comparator Ai interrupt uses the corresponding VCMPiIC register (bits IR and ILVL0 to ILVL2) and a single vector. When the selected interrupt request timing occurs, the VWiC2 bit in the VWiC register is set to 1. At this time, the IR bit in the VCMPiIC register is set to 1 (interrupt requested).

Refer to 11.3 Interrupt Control for the VCMPiIC register and 11.1.5.2 Relocatable Vector Tables for interrupt vectors.

R8C/33A Group 30. Comparator B

30. Comparator B

Comparator B compares a reference input voltage and an analog input voltage. Comparator B1 and comparator B3 are independent of each other.

30.1 Overview

The comparison result of the reference input voltage and analog input voltage can be read by software. An input to the IVREFi (i = 1 or 3) pin can be used as the reference input voltage.

Table 30.1 lists the Comparator B Specifications, Figure 30.1 shows a Comparator B Block Diagram, and Table 30.2 lists the I/O Pins.

Table 30.1 Comparator B Specifications

| Item | Specification |
|-------------------------------------|--|
| Analog input voltage | Input voltage to the IVCMPi pin |
| Reference input voltage | Input voltage to the IVREFi pin |
| Comparison result | Read from the INTiCOUT bit in the INTCMP register |
| Interrupt request generation timing | When the comparison result changes. |
| Selectable functions | Digital filter function Whether the digital filter is applied or not and the sampling frequency can be selected. |

i = 1 or 3




Figure 30.1 Comparator B Block Diagram

R8C/33A Group 30. Comparator B

Table 30.2 I/O Pins

| Pin Name | I/O | Function |
|----------|-------|-------------------------------------|
| IVCMP1 | Input | Comparator B1 analog pin |
| IVREF1 | Input | Comparator B1 reference voltage pin |
| IVCMP3 | Input | Comparator B3 analog pin |
| IVREF3 | Input | Comparator B3 reference voltage pin |

R8C/33A Group 30. Comparator B

30.2 **Registers**

Comparator B Control Register (INTCMP) 30.2.1

Address 01F8h

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|----------|----|----|---------|----------|----|----|---------|
| Symbol | INT3COUT | _ | _ | INT3CP0 | INT1COUT | | _ | INT1CP0 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|---------------------------------|------------------------------------|-------------------------------------|-----|
| b0 | INT1CP0 | Comparator B1 operation enable bit | 0: Comparator B1 operation disabled | R/W |
| | | | 1: Comparator B1 operation enabled | |
| b1 | _ | Reserved bits | Set to 0. | R/W |
| b2 | _ | | | |
| b3 | INT1COUT | Comparator B1 monitor flag | 0: IVCMP1 < IVREF1 | R |
| | | | or comparator B1 operation disabled | |
| | | | 1: IVCMP1 > IVREF1 | |
| b4 | INT3CP0 | Comparator B3 operation enable bit | 0: Comparator B3 operation disabled | R/W |
| | | | 1: Comparator B3 operation enabled | |
| b5 | Reserved bits | | Set to 0. | R/W |
| b6 | _ | | | |
| b7 | INT3COUT | Comparator B3 monitor flag | 0: IVCMP3 < IVREF3 | R |
| | | | or comparator B3 operation disabled | |
| | | | 1: IVCMP3 > IVREF3 | |

External Input Enable Register 0 (INTEN) 30.2.2

Address 01FAh

| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-------------|--------|--------|----|----|--------|--------|--------|--------|
| Symbol | INT3PL | INT3EN | _ | _ | INT1PL | INT1EN | INT0PL | INT0EN |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|---------------------------------------|---------------|-----|
| b0 | INT0EN | INT0 input enable bit | 0: Disabled | R/W |
| | | | 1: Enabled | |
| b1 | INT0PL | INTO input polarity select bit (1, 2) | 0: One edge | R/W |
| | | The input polarity coloct bit | 1: Both edges | |
| b2 | INT1EN | INT1 input enable bit | 0: Disabled | R/W |
| | | | 1: Enabled | |
| b3 | INT1PL | INT1 input polarity select bit (1, 2) | 0: One edge | R/W |
| | | The Folding Solder Sit V | 1: Both edges | |
| b4 | _ | Reserved bits | Set to 0. | R/W |
| b5 | _ | | | |
| b6 | INT3EN | INT3 input enable bit | 0: Disabled | R/W |
| | | | 1: Enabled | |
| b7 | INT3PL | INT3 input polarity select bit (1, 2) | 0: One edge | R/W |
| | | in the input polarity bollott bit the | 1: Both edges | |

Notes:

- 1. To set the INTiPL bit (i = 0, 1, 3) to 1 (both edges), set the POL bit in the INTiIC register to 0 (falling edge
- 2. The IR bit in the INTiIC register may be set to 1 (interrupt requested) if the INTiPL bit is rewritten. Refer to 11.8.4 **Changing Interrupt Sources.**

R8C/33A Group 30. Comparator B

30.2.3 **INT Input Filter Select Register 0 (INTF)**

Address 01FCh b5 Bit b7 b6 b4 b3 b2 b1 b0 Symbol INT3F1 INT3F0 INT1F1 INT1F0 INT0F1 INT0F0 After Reset 0 0 0 0 0 0 0

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|------------------------------|---|-----|
| b0 | INT0F0 | INT0 input filter select bit | b1 b0 0 0: No filter | R/W |
| b1 | INT0F1 | | 0 1: Filter with f1 sampling 1 0: Filter with f8 sampling | R/W |
| | | | 1 1: Filter with f32 sampling | |
| b2 | INT1F0 | INT1 input filter select bit | b3 b2 0 0: No filter | R/W |
| b3 | INT1F1 | | 0 1: Filter with f1 sampling | R/W |
| | | | 1 0: Filter with f8 sampling | |
| | | | 1 1: Filter with f32 sampling | |
| b4 | _ | Reserved bits | Set to 0. | R/W |
| b5 | _ | | | |
| b6 | INT3F0 | INT3 input filter select bit | b7 b6 0 0: No filter | R/W |
| b7 | INT3F1 | | 0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling | R/W |

R8C/33A Group 30. Comparator B

30.3 Functional Description

Comparator B1 and comparator B3 operate independently. Their operations are the same. Table 30.3 lists the Procedure for Setting Registers Associated with Comparator B.

Table 30.3 Procedure for Setting Registers Associated with Comparator B

| Step | Register | Bit | Setting Value | | |
|------|---------------|--|---|--|--|
| 1 | Select the fu | Select the function of pins IVCMPi and IVREFi. Refer to 7.5 Port Settings . | | | |
| | However, se | et registers and bits | s other than listed in step 2 and the following steps. | | |
| 2 | INTF | Select whether to | enable or disable the filter. | | |
| | | Select the sampli | ling clock. | | |
| 3 | INTCMP | INTiCP0 | 1 (operation enabled) | | |
| 4 | Wait for com | parator stability tir | me (TBD μs max.) | | |
| 5 | INTEN | INTIEN | When using an interrupt: 1 (interrupt enabled) | | |
| | | INTiPL | When using an interrupt: Select the input polarity. | | |
| 6 | INTilC | ILVL2 to ILVL0 | When using an interrupt: Select the interrupt priority level. | | |
| | | IR | When using an interrupt: 0 (no interrupt requested: initialization) | | |

i = 1 or 3

Figure 30.2 shows an Operating Example of Comparator Bi (i = 1 or 3).

If the analog input voltage is higher than the reference input voltage, the INTiCOUT bit in the INTCMP register is set to 1. If the analog input voltage is lower than the reference input voltage, the INTiCOUT bit is set to 0. To use the comparator Bi interrupt, set the INTiEN bit in the INTEN register to 1 (interrupt enabled). If the comparison result changes at this time, a comparator Bi interrupt request is generated. Refer to 30.4 Comparator B1 and Comparator B3 Interrupts for details of interrupts.




Figure 30.2 Operating Example of Comparator Bi (i = 1 or 3)

R8C/33A Group 30. Comparator B

30.3.1 Comparator Bi Digital Filter (i = 1 or 3)

Comparator Bi can use the same digital filter as the INTi input. The sampling clock can be selected by bits INTiF1 and INTiF0 in the INTF register. The INTiCOUT signal output from comparator Bi is sampled every sampling clock. When the level matches three times, the IR bit in the INTiIC register is set to 1 (interrupt requested).

Figure 30.3 shows a Configuration of Comparator Bi Digital Filter, and Figure 30.4 shows an Operating Example of Comparator Bi Digital Filter.




Figure 30.3 Configuration of Comparator Bi Digital Filter




Figure 30.4 Operating Example of Comparator Bi Digital Filter

30. Comparator B R8C/33A Group

30.4 **Comparator B1 and Comparator B3 Interrupts**

Comparator B generates an interrupt request from two sources, comparator B1 and comparator B3. The comparator Bi (i = 1 or 3) interrupt uses the same INTiIC register (bits IR and ILVL0 to ILVL2) as the INTi (i = 1 or 3) and a single vector.

To use the comparator Bi interrupt, set the INTiEN bit in the INTEN register to 1 (interrupt enabled). In addition, the polarity can be selected by the INTiPL bit in the INTEN register and the POL bit in the INTiIC register.

Inputs can also be passed through the digital filter with three different sampling clocks.

31. Flash Memory

The flash memory can perform in the following three rewrite modes: CPU rewrite mode, standard serial I/O mode, and parallel I/O mode.

31.1 Overview

Table 31.1 lists the Flash Memory Version Performance. (Refer to Table 1.1 and Table 1.2 R8C/33A Group **Specifications** for items not listed in Table 31.1.)

Table 31.1 Flash Memory Version Performance

| I | tem | Specification | |
|---------------------------------------|------------------------------------|---|--|
| Flash memory operating mode | | 3 modes (CPU rewrite, standard serial I/O, and parallel I/O) | |
| Division of erase block | KS | Refer to Figure 31.1. | |
| Programming method | | Byte units | |
| Erasure method | | Block erase | |
| Programming and eras | sure control method (1) | Program and erase control by software commands | |
| Rewrite control method | Blocks 0 to 3 (Program ROM) | Rewrite protect control in block units by the lock bit | |
| | Blocks A, B, C, and D (Data flash) | Individual rewrite protect control on blocks A, B, C, and D by bits FMR14, FMR15, FMR16, and FMR17 in the FMR1 register | |
| Number of commands | | 8 commands | |
| Programming and erasure endurance (2) | Blocks 0 to 3 (Program ROM) | 1,000 times | |
| Blocks A, B, C, and D (Data flash) | | 10,000 times | |
| ID code check function | n | Standard serial I/O mode supported | |
| ROM code protection | | Parallel I/O mode supported | |

Notes:

- 1. To perform programming and erasure, use VCC = 2.7 V to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.
- 2. Definition of programming and erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1-Kbyte block, and then the block is erased, the erase count stands at one. When performing 100 or more rewrites, the actual erase count can be reduced by executing program operations in such a way that all blank areas are used before performing an erase operation. Avoid rewriting only particular blocks and try to average out the programming and erasure endurance of the blocks. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.

Table 31.2 Flash Memory Rewrite Mode

| Flash Memory Rewrite Mode | CPU Rewrite Mode | Standard Serial I/O Mode | Parallel I/O Mode |
|------------------------------|---|---|---|
| Function | User ROM area is rewritten by executing software commands from the CPU. | User ROM area is rewritten using a dedicated serial programmer. | User ROM area is rewritten using a dedicated parallel programmer. |
| Rewritable area | User ROM | User ROM | User ROM |
| Rewrite programs | User program | Standard boot program | _ |

31.2 **Memory Map**

The flash memory contains a user ROM area and a boot ROM area (reserved area).

Figure 31.1 show the R8C/33A Group Flash Memory Block Diagrams.


The user ROM area contains program ROM and data flash.

Program ROM: Flash memory mainly used for storing programs

Data flash: Flash memory mainly used for storing data to be rewritten

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite mode, standard serial I/O mode, or parallel I/O mode.

The rewrite control program (standard boot program) for standard serial I/O mode is stored in the boot ROM area before shipment. The boot ROM area is allocated separately from the user ROM area.



R8C/33A Group Flash Memory Block Diagram Figure 31.1

31.3 **Functions to Prevent Flash Memory from being Rewritten**

Standard serial I/O mode has an ID code check function, and parallel I/O mode has a ROM code protect function to prevent the flash memory from being read or rewritten easily.

31.3.1 **ID Code Check Function**

The ID code check function is used in standard serial I/O mode. Unless 3 bytes (addresses 0FFFCh to 0FFFEh) of the reset vector are set to FFFFFFh, the ID codes sent from the serial programmer or the on-chip debugging emulator and the 7-byte ID codes written in the flash memory are checked to see if they match. If the ID codes do not match, the commands sent from the serial programmer or the on-chip debugging emulator are not accepted. For details of the ID code check function, refer to 12. ID Code Areas.

ROM Code Protect Function 31.3.2


The ROM protect function prevents the contents of the flash memory from being read, rewritten, or erased using the OFS register in parallel I/O mode.

Refer to 13. Option Function Select Area for details of the OFS register.

The ROM code protect function is enabled by writing 1 to the ROMCR bit and writing 0 to the ROMCP1 bit. This prevents the contents of the on-chip flash memory from being read or rewritten.

Once ROM code protection is enabled, the content of the internal flash memory cannot be rewritten in parallel I/O mode. To disable ROM code protection, erase the block including the OFS register using CPU rewrite mode or standard serial I/O mode.

31.3.3 Option Function Select Register (OFS)



| Bit | Symbol | Bit Name | Function | R/W |
|----------|------------------|---|--|------------|
| b0 | WDTON | Watchdog timer start select bit | Watchdog timer automatically starts after reset. Watchdog timer is stopped after reset. | R/W |
| b1 | _ | Reserved bit | Set to 1. | R/W |
| b2 | ROMCR | ROM code protect disable bit | ROM code protect disabled ROMCP1 bit enabled | R/W |
| b3 | ROMCP1 | ROM code protect bit | ROM code protect enabled ROM code protect disabled | R/W |
| b4 b5 | VDSEL0 VDSEL1 | Voltage detection 0 level select bit (2) | 0 0: 3.80 V selected (Vdet0_3) 0 1: 2.85 V selected (Vdet0_2) 1 0: 2.35 V selected (Vdet0_1) 1 1: 1.90 V selected (Vdet0_0) | R/W R/W |
| b6 | LVDAS | Voltage detection 0 circuit start bit (3) | Voltage monitor 0 reset enabled after reset Voltage monitor 0 reset disabled after reset | R/W |
| b7 | CSPROINI | Count source protection mode after reset select bit | Count source protect mode enabled after reset Count source protect mode disabled after reset | R/W |

Notes:

- 1. If the block including the OFS register is erased, the OFS register value is set to FFh.
- 2. The same level of the voltage detection 0 level selected by bits VDSEL0 and VDESL1 is set in both functions of voltage monitor 0 reset and power-on reset.
- 3. To use power-on reset, set the LVDAS bit to 0 (voltage monitor 0 reset enabled after reset).

The OFS register is allocated in the flash memory. Write to this register with a program. After writing, do not write additions to this register.

LVDAS Bit (Voltage Detection 0 Circuit Start Bit)

The Vdet0 voltage to be monitored by the voltage detection 0 circuit is selected by bits VDSEL0 and VDSEL1.

31.4 **CPU Rewrite Mode**

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the MCU is mounted on a board without using a ROM programmer. Execute the software command only to blocks in the user ROM area.

The flash module has an erase-suspend function which halts the erase operation temporarily during an erase operation in CPU rewrite mode. During erase-suspend, the user ROM area can be read by a program.

Erase-write 0 mode (EW0 mode) and erase-write 1 mode (EW1 mode) are available in CPU rewrite mode.

Table 31.3 lists the Differences between EW0 Mode and EW1 Mode.

Table 31.3 Differences between EW0 Mode and EW1 Mode

| Item | EW0 Mode | EW1 Mode |
|--|---|--|
| Operating mode | Single-chip mode | Single-chip mode |
| Rewrite control program allocatable area | User ROM | User ROM |
| Rewrite control program executable areas | RAM (The rewrite control program must be transferred before being executed.) However, the program can be executed in the program ROM area when rewriting the data flash area. | User ROM or RAM |
| Rewritable area | User ROM | User ROM However, blocks which contain the rewrite control program are excluded. |
| Software command restrictions | Read status register command cannot be executed. | Program and block erase commands cannot be executed to any block which contains the rewrite control program. Read status register command cannot be executed. |
| Mode after program or block erase | Read array mode | Read array mode |
| CPU state during programming and block erasure | The CPU operates. | The CPU operates while the data flash area is being programmed or block erased. The CPU is put in a hold state while the program ROM area is being programmed or block erased. (I/O ports retain the state before the command execution). |
| Flash memory status detection | Read bits FST7, FMT5, and FMT4 in the FST register by a program. | Read bits FST7, FMT5, and FMT4 in the FST register by a program. |
| Conditions for entering program-suspend | Set bits FMR20 and FMR21 in the FMR2 register to 1 by a program. Set bits FMR20 and FMR22 in the FMR2 register to 1 and the enabled maskable interrupt is generated. | Set bits FMR20 and FMR21 in the FMR2 register to 1 by a program (while rewriting the data flash area). Set bits FMR20 and FMR22 in the FMR2 register to 1 and the enabled maskable interrupt is generated. |
| CPU clock | 20 MHz | 20 MHz |

31.4.1 Flash Memory Status Register (FST)

| Address (| JIDZII | | | | | | | |
|-------------|--------|------|------|------|----|--------|--------|--------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | FST7 | FST6 | FST5 | FST4 | _ | LBDATA | BSYAEI | RDYSTI |
| After Reset | 1 | 0 | 0 | 0 | 0 | Х | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|--|-----|
| b0 | RDYSTI | Flash ready status interrupt request | 0: No flash ready status interrupt request | R/W |
| | | flag ⁽¹⁾ | 1: Flash ready status interrupt request | |
| b1 | BSYAEI | Flash access error interrupt request | 0: No flash access error interrupt request | R/W |
| | | flag (2) | 1: Flash access error interrupt request | |
| b2 | LBDATA | LBDATA monitor flag | 0: Locked | R |
| | | | 1: Not locked | |
| b3 | _ | Nothing is assigned. If necessary, set t | to 0. When read, the content is 0. | _ |
| b4 | FST4 | Program error status flag (3) | 0: No program error | R |
| | | | 1: Program error | |
| b5 | FST5 | Erase error status flag (3) | 0: No erase error | R |
| | | | 1: Erase error | |
| b6 | FST6 | Erase-suspend status flag | 0: Other than erase-suspend | R |
| | | | 1: During erase-suspend | |
| b7 | FST7 | Ready/busy status flag | 0: Busy | R |
| | | | 1: Ready | |

Notes:

- 1. The RDYSTI bit cannot be set to 1 (flash ready status interrupt request) by a program. In parallel I/O mode, this bit is fixed to 0 (no flash ready status interrupt request).
- 2. The BSYAEI bit cannot be set to 1 (flash access error interrupt request) by a program. In parallel I/O mode, this bit is fixed to 0 (no flash access error interrupt request).
- 3. This bit is also set to 1 (error) when a command error occurs.

RDYSTI Bit (Flash Ready Status Flag Interrupt Request Flag)

When the RDYSTIE bit in the FMR0 register is set to 1 (flash ready status interrupt enabled) and auto-programming or auto-erasure completes, or erase-suspend mode is entered, the RDYSTI bit is set to 1 (flash ready status interrupt request).

During interrupt handling, set the RDYSTI bit to 0 (no flash ready status interrupt request).

[Condition for setting to 0]

Set to 0 by an interrupt handling program.

[Condition for setting to 1]

When the flash memory status changes from busy to ready while the RDYSTIE bit in the FRMR0 register is set to 1, the RDYSTI bit is set to 1.

The status is changed from busy to ready by the following operations: erasing/writing to the flash memory, suspend acknowledgement, forcible termination, completion of the lock bit program, and completion of the read lock bit status.

BYSAEI Bit (Flash Access Error Interrupt Request Flag)

The BYSAEI bit is set to 1 (flash access error interrupt request) when the BSYAEIE bit in the FMR0 register is set to 1 (flash access error interrupt enabled) and the block during auto-programming/auto-erasure is accessed. This bit is also set to 1 if an erase or program error occurs when the CMDERIE bit in the FMR0 register is set to 1 (erase/write error interrupt enabled).

During interrupt handling, set the BSYAEI bit to 0 (no flash access error interrupt request).

[Conditions for setting to 0]

- (1) Set to 0 by an interrupt handling program.
- (2) Execute the status clear instruction.

[Conditions for setting to 1]

- (1) Read or write the area that is being erased/written when the BSYAEIE bit in the FRMR0 register is set to 1 and while the flash memory is busy.
 - Or, read the data flash area while erasing/writing to the program ROM area. (Note that the read value is undefined in both cases. Writing has no effect.)
- (2) If an erase or program error occurs when the CMDERIE bit in the FMR0 register is set to 1 (erase/write error interrupt enabled).

LBDATA Bit (LBDATA Monitor Flag)

This is a read-only bit indicating the lock bit status. To confirm the lock bit status, execute the read lock bit status command and read the LBDATA bit after the FST7 bit is set to 1 (ready).

The condition for updating this bit is when the program, erase, read lock bit status commands are generated. When the read lock bit status command is input, the FST7 bit is set to 0 (busy). At the time when the FST7 bit is set to 1 (ready), the lock bit status is stored in the LBDATA bit. The data in the LBDATA bit is retained until the next command is input.

FST4 Bit (Program Error Status Flag)

This is a read-only bit indicating the auto-programming status. The bit is set to 1 if a program error occurs; otherwise, it is set to 0. For details, refer to the description in 31.4.17 Full Status Check.

FST5 Bit (Erase Error Status Flag)

This is a read-only bit indicating the status of auto-programming or the blank check command. The bit is set to 1 if an erase error or blank check error occurs; otherwise, it is set to 0. Refer to 31.4.17 Full Status Check for details.

FST6 Bit (Erase Suspend Status Flag)

This is a read-only bit indicating the suspend status. The bit is set to 1 when an erase-suspend request is acknowledged and a suspend status is entered; otherwise, it is set to 0.

FST7 Bit (Ready/Busy Status Flag)

This is a read-only bit indicating the operating status of the flash memory. The bit is set to 0 during program and erase operations; otherwise, it is set to 1.

31.4.2 Flash Memory Control Register 0 (FMR0)

| Address | Address 01B4h | | | | | | | | | |
|-------------|---------------|---------|---------|--------|-------|-------|-------|----|--|--|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | | |
| Symbol | RDYSTIE | BSYAEIE | CMDERIE | CMDRST | FMSTP | FMR02 | FMR01 | _ | | |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|---------|---|--|-----|
| b0 | _ | Reserved bit | Set to 0. | R/W |
| b1 | FMR01 | CPU rewrite mode select bit (1) | 0: CPU rewrite mode disabled | R/W |
| | | | 1: CPU rewrite mode enabled | |
| b2 | FMR02 | EW1 mode select bit (1) | 0: EW0 mode | R/W |
| | | | 1: EW1 mode | |
| b3 | FMSTP | Flash memory stop bit (2) | 0: Flash memory operates | R/W |
| | | | 1: Flash memory stops | |
| | | | (Low-power consumption state, flash memory | |
| | | | initialization) | |
| b4 | CMDRST | Erase/write sequence reset bit (3) | When the CMDRST bit is set to 1, the erase/write | R/W |
| | | | sequence is reset and erasure/writing can be | |
| | | | forcibly stopped. | |
| | | | When read, the content is 0. | |
| b5 | CMDERIE | Erase/write error interrupt enable bit | 0: Erase/write error interrupt disabled | R/W |
| | | | 1: Erase/write error interrupt enabled | |
| b6 | BSYAEIE | Flash access error interrupt enable bit | 0: Flash access error interrupt disabled | R/W |
| | | | 1: Flash access error interrupt enabled | |
| b7 | RDYSTIE | Flash ready status interrupt enable bit | 0: Flash ready status interrupt disabled | R/W |
| | | | 1: Flash ready status interrupt enabled | |

Notes:

- 1. To set this bit to 1, first write 0 and then 1 immediately. Do not generate an interrupt between writing 0 and writing 1.
- 2. Write to the FMSTP bit by a program transferred to the RAM. The FMSTP bit is enabled when the FMR01 bit is set to 1 (CPU rewrite mode enabled). To set the FMSTP bit to 1 (flash memory stops), set it when the FST7 bit in the FST register is set to 1 (ready).
- 3. The CMDRST bit is enabled when the FMR01 bit is set to 1 (CPU rewrite mode enabled) and the FST7 bit in the FST register is set to 0 (busy).

FMR01 Bit (CPU Rewrite Mode Select Bit)

When the FMR01 bit is set to 1 (CPU rewrite mode enabled), the MCU is made ready to accept software commands.

FMR02 Bit (EW1 Mode Select Bit)

When the FMR02 bit is set to 1 (EW1 mode), EW1 mode is selected.

FMSTP Bit (Flash Memory Stop Bit)

This bit is used to initialize the flash memory control circuits, and also to reduce the amount of current consumed by the flash memory. Access to the flash memory is disabled by setting the FMSTP bit to 1.

Write to the FMSTP bit by a program transferred to the RAM.

To reduce the power consumption further in high-speed on-chip oscillator mode, low-speed on-chip oscillator mode (XIN clock stopped), and low-speed clock mode (XIN clock stopped), set the FMSTP bit to 1. Refer to **32.2.10 Stopping Flash Memory** for details.

When entering stop mode or wait mode while CPU rewrite mode is disabled, the FMR0 register does not need to be set because the power for the flash memory is automatically turned off and is turned back on when exiting stop or wait mode.

CMDRST Bit (Erase/Write Sequence Reset Bit)

This bit is used to initialize the flash memory sequence and forcibly stop a program or erase command. The user ROM area can be read while the flash memory sequence is being initialized.

For addresses and blocks which the program or erase command is forcibly stopped by the CMDRST bit, execute a block erasure again and ensure it completes normally.

The time from when the command is forcibly stopped and until reading is enabled is some hundreds us where the suspend response time is 10 ms.

CMDERIE Bit (Erase/Write Interrupt Enable Bit)

This bit enables an flash command error interrupt to be generated if a program or block erase error occurs. If the CMDERIE bit is set to 1 (erase/write error interrupt enabled) and erasure/writing is performed, an interrupt is generated if an erase or program error occurs.

If a flash command error interrupt is generated, execute the clear status register command during interrupt handling.

BSYAEIE Bit (Flash Access Error Interrupt Enable Bit)

This bit enables a flash access error interrupt to be generated if the flash memory during rewriting is accessed.

RDYSTIE Bit (Flash Ready Status Interrupt Enable Bit)

This bit enables a flash ready status error interrupt to be generated when the status of the flash memory sequence changes from the busy to ready status.

Flash Memory Control Register 1 (FMR1) 31.4.3

| Address | 01B5h | | | | | | | |
|-------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Symbol | FMR17 | FMR16 | FMR15 | FMR14 | FMR13 | FMR12 | FMR11 | FMR10 |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|--|---|-----|
| b0 | FMR10 | Nothing is assigned. If necessary | , set to 0. When read, the content is 0. | |
| b1 | FMR11 | | | _ |
| b2 | FMR12 | | | _ |
| b3 | FMR13 | Lock bit disable select bit (1) | 0: Lock bit enabled 1: Lock bit disabled | R/W |
| b4 | FMR14 | Data flash block A rewrite disable bit (2) | Rewrite enabled (software command acceptable) Rewrite disabled (software command not acceptable, no error occurred) | R/W |
| b5 | FMR15 | Data flash block B rewrite disable bit (2) | Rewrite enabled (software command acceptable) Rewrite disabled (software command not acceptable, no error occurred) | R/W |
| b6 | FMR16 | Data flash block C rewrite disable bit (2) | Rewrite enabled (software command acceptable) Rewrite disabled (software command not acceptable, no error occurred) | R/W |
| b7 | FMR17 | Data flash block D rewrite disable bit (2) | Rewrite enabled (software command acceptable) Rewrite disabled (software command not acceptable, no error occurred) | R/W |

Notes:

- 1. To set the FMR13 bit to 1, first write 0 and then 1 immediately. Do not generate an interrupt between writing 0 and writing 1.
- 2. To set this bit to 0, first write 1 and then 0 immediately. Do not generate an interrupt between writing 1 and writing 0.

FMR13 Bit (Lock Bit Disable Select Bit)

When the FMR13 bit is set to 1 (lock bit disabled), the lock bit is disabled. When the FMR13 bit is set to 0, the lock bit is enabled. Refer to 31.4.10 Data Protect Function for the details of the lock bit.

The FMR13 bit enables the lock bit function only and the lock bit data does not change. However, when a block erase command is executed while the FMR13 bit is set to 1, the lock bit data set to 0 (locked) changes to 1 (not locked) after erasure completes.

[Conditions for setting to 0]

The FMR13 bit is set to 0 when one of the following conditions is met.

- Completion of the program command
- Completion of the erase command
- Generation of a command error
- If the FMR01 bit in the FMR0 register is set to 0 (CPU rewrite mode disabled).
- If the FMSTP bit in the FMR0 register is set to 1 (flash memory stops).
- If the CMDRST bit in the FMR0 register is set to 1 (erasure/writing stopped). [Condition for setting to 1]

Set to 1 by a program.

FMR14 Bit (Data Flash Block A Rewrite Disable Bit)

When the FMR 14 bit is set to 0, data flash block A accepts program and block erase commands.

FMR15 Bit (Data Flash Block B Rewrite Disable Bit)

When the FMR 15 bit is set to 0, data flash block B accepts program and block erase commands.

FMR16 Bit (Data Flash Block C Rewrite Disable Bit)

When the FMR 16 bit is set to 0, data flash block C accepts program and block erase commands.

FMR17 Bit (Data Flash Block D Rewrite Disable Bit)

When the FMR 17 bit is set to 0, data flash block D accepts program and block erase commands.

31.4.4 Flash Memory Control Register 2 (FMR2)

Address 01B6h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol FMR27 FMR22 FMR21 FMR20 n 0 O O After Reset 0 0 0 0

| Bit | Symbol | Bit Name | Function | R/W |
|-----|--------|------------------------------------|--|-----|
| b0 | FMR20 | Erase-suspend enable bit (1) | 0: Erase-suspend disabled | R/W |
| | | · | 1: Erase-suspend enabled | |
| b1 | FMR21 | Erase-suspend request bit | 0: Erase restart | R/W |
| | | | 1: Erase-suspend request | |
| b2 | FMR22 | Interrupt request suspend | 0: Erase-suspend request disabled by interrupt request | R/W |
| | | request enable bit (1) | 1: Erase-suspend request enabled by interrupt request | |
| b3 | _ | Nothing is assigned. If necessary, | set to 0. When read, the content is 0. | _ |
| b4 | _ | Reserved bits | Set to 0. | R/W |
| b5 | _ | | | R/W |
| b6 | _ | | | R/W |
| b7 | FMR27 | Low-consumption-current | 0: Low-consumption-current read mode disabled | R/W |
| | | read mode enable bit (1) | 0: Low-consumption-current read mode enabled | |

Note:

FMR20 Bit (Erase-Suspend Enable Bit)

When the FMR20 bit is set to 1 (enabled), the erase-suspend function is enabled.

FMR21 Bit (Erase-Suspend Request Bit)

When the FMR21 bit is set to 1, erase-suspend mode is entered. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request) when an interrupt request for the enabled interrupt is generated, and erase-suspend mode is entered. To restart autoerasure, set the FMR21 bit to 0 (erase restart).

[Condition for setting to 0]

Set to 0 by a program.

[Conditions for setting to 1]

- When the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request) at the time an interrupt is generated.
- Set to 1 by a program.

FMR22 Bit (Interrupt Request Suspend-Request Enable Bit)

When the FMR 22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request) at the time an interrupt request is generated during auto-erasure. Set the FMR22 bit to 1 when using erase-suspend while rewriting the user ROM area in EW1 mode.

FMR27 Bit (Low-Power-Current Read Mode Enable Bit)

When the FMR 27 bit is set to 1 (low-consumption-current read mode enabled) in low-speed clock mode (XIN clock stopped) or low-speed on-chip oscillator mode (XIN clock stopped), power consumption when reading the flash memory can be reduced. Refer to **32.2.11 Low-Current-Consumption Read Mode** for details.

^{1.} To set this bit to 1, first write 0 and then 1 immediately. Do not generate an interrupt between writing 0 and writing 1.

31.4.5 **EW0 Mode**

When the FMR01 bit in the FMR0 register is set to 1 (CPU rewrite mode enabled), the MCU enters CPU rewrite mode and software commands can be accepted. At this time, the FMR02 bit in the FMR0 register is set to 0 so that EW0 mode is selected.

Software commands are used to control program and erase operations. The FST register or the status register can be used to confirm whether programming or erasure has completed.

To enter erase-suspend during auto-erasure, set the FMR20 bit to 1 (erase-suspend enabled) and the FMR21 bit to 1 (erase-suspend request). Wait for td(SR-SUS) and ensure that the FST6 bit in the FST register is set to 1 (during erase-suspend) before accessing the flash memory. Auto-erasure can be restarted by setting the FMR21 bit in the FMR2 register to 0 (erase restart).

31.4.6 **EW1 Mode**

After the FMR01 bit in the FMR0 register is set to 1 (CPU rewrite mode enabled), EW1 mode is selected by setting the FMR02 bit is set to 1.

The FST register can be used to confirm whether programming and erasure has completed. Do not execute the read status register command in EW1 mode.

To enable the erase-suspend function during auto-erasure, execute the block erase command after setting the FMR20 bit in the FMR2 register to 1 (suspend enabled). To enter erase-suspend while auto-erasing the user ROM area, set the FMR22 bit in the FMR2 register to 1 (erase-suspend request enabled by interrupt request). Also, the interrupt to enter program-suspend must be enabled beforehand.

When an interrupt request is generated, the FMR21 bit in the FMR2 register is automatically set to 1 (erasesuspend request) and auto-erasure suspends after td(SR-SUS). After interrupt handling completes, set the FMR21 bit to 0 (erase restart) to restart auto-erasure.

31.4.7 **Suspend Operation**

Figure 31.2 shows the Suspend Operation Timing.




Figure 31.2 **Suspend Operation Timing**

31.4.8 How to Set and Exit Each Mode

Figure 31.3 shows How to Set and Exit EW0 Mode and Figure 31.4 shows How to Set and Exit EW0 Mode (When Rewriting Data Flash) and EW1 Mode.




Figure 31.3 How to Set and Exit EW0 Mode




Figure 31.4 How to Set and Exit EW0 Mode (When Rewriting Data Flash) and EW1 Mode

BGO (BackGround Operation) Function 31.4.9

When the program ROM area is specified while a program or block erase operation to the data flash, array data can be read. This eliminates the need for writing software commands. Access time is the same as for normal read operations.

Figure 31.5 shows the BGO Function.




Figure 31.5 **BGO Function**

31.4.10 Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is enabled by setting the FMR13 bit in the FMR1 register is set to 0 (lock bit enabled). The lock bit can be used to disable (lock) programming or erasing each block. This prevents data from being written or erased inadvertently. A block status changes according to the lock bit as follows:

- When the lock bit data is set to 0: locked (the block cannot be programmed or erased)
- When the lock bit data is set to 1: not locked (the block can be programmed and erased)

The lock bit data is set to 0 (locked) by executing the lock bit program command and to 1 (not locked) by erasing the block. No commands can be used to set only the lock bit data to 1.

The lock bit data can be read using the read lock bit status command.

When the FMR13 bit is set to 1 (lock bit disabled), the lock bit function is disabled and all blocks are not locked (each lock bit data remains unchanged). The lock bit function is enabled by setting the FMR13 bit to 0 (the lock bit data is retained).

When the block erase command is executed while the FMR13 bit is set to 1, the target block is erased regardless of the lock bit status. The lock bit of the erase target block is set to 1 after auto-erasure completes.

Refer to **31.4.11 Software Commands** for the details of individual commands.

The FMR13 bit is set to 0 after auto-erasure completes. This bit is also set to 0 if one of the following conditions is met. To erase or program a different locked block, set the FMR 13 bit to 1 again and execute the block erase or program command.

- If the FST7 bit in the FST register is changed from 0 (busy) to 1 (ready).
- If an incorrect command is input.
- If the FMR01 bit in the FMR0 register is set to 0 (CPU mode disabled).
- If the FMSTP bit in the FM0 register is set to 1 (flash memory stops).

Figure 31.6 shows the FMR13 Bit Operation Timing.




Figure 31.6 **FMR13 Bit Operation Timing**

31.4.11 Software Commands

The software commands are described below. Read or write commands and data in 8-bit units.

Table 31.4 Software Commands

| Command | F | First Bus Cycle | е | Second Bus Cycle | | | |
|-----------------------|-------|-----------------|------|------------------|---------|------|--|
| Command | Mode | Address | Data | Mode | Address | Data | |
| Read array | Write | × | FFh | | | | |
| Read status register | Write | × | 70h | Read | × | SRD | |
| Clear status register | Write | × | 50h | | | | |
| Program | Write | WA | 40h | Write | WA | WD | |
| Block erase | Write | × | 20h | Write | BA | D0h | |
| Lock bit program | Write | BT | 77h | Write | BT | D0h | |
| Read lock bit status | Write | × | 71h | Write | BT | D0h | |
| Block blank check | Write | × | 25h | Write | BA | D0h | |

SRD: Status register data

WA: Write address WD: Write data

BA: Any block address
BT: Starting block address

x: Any address in the user ROM area

31.4.11.1 Read Array Command

The read array command is used to read the flash memory.

When FFh is written in the first bus cycle, the MCU enters read array mode. When the read address is input in the following bus cycles, the content of the specified address can be read in 8-bit units.

Since read array mode remains until another command is written, the contents of multiple addresses can be read continuously.

In addition, the MCU enters read array mode after a reset.

31.4.11.2 Read Status Register Command

The read status register command is used to read the status register.

When 70h is written in the first bus cycle, the status register can be read in the second bus cycle. When reading the status register, read the same address as the address value in the first bus cycle.

In CPU rewrite mode, do not execute this command.

Read status register mode remains until the next read array command is written.

31.4.11.3 Clear Status Register Command

The clear status register command is used to set the status register to 0.

When 50h is written in the first bus cycle, bits FST4 and FST5 in the FST register and bits SR4 and SR5 in the status register are set to 0. If the clear status register is input in read array mode, the MCU enters read array mode after the status register is set to 0.

31.4.11.4 Program Command

The program command is used to write data to the flash memory in 1-byte units.

When 40h is written in the first bus cycle and data is written in the second bus cycle to the write address, autoprogramming (data program and verify operation) starts. Make sure the address value specified in the first bus cycle is the same address as the write address specified in the second bus cycle.

The FST7 bit in the FST register can be used to confirm whether auto-programming has completed. The FST7 bit is set to 0 during auto-programming and is set to 1 when auto-programming completes.

After auto-programming has completed, the auto-program result can be confirmed by the FST4 bit in the FST register (refer to 31.4.17 Full Status Check).

Do not write additions to the already programmed addresses.

The program command targeting each block in the program ROM can be disabled using the lock bit. The following commands are not accepted under the following conditions:

- Block erase commands targeting data flash block A when the FMR14 bit in the FMR1 register is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block B when the FMR15 bit is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block C when the FMR16 bit is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block D when the FMR17 bit is set to 1 (rewrite disabled).

Figure 31.7 shows a Program Flowchart (Flash Ready Status Interrupt Disabled) and Figure 31.8 shows a Program Flowchart (Flash Ready Status Interrupt Enabled).

In EW1 mode, do not execute this command to any address where a rewrite control program is allocated.

When RDYSTIE bit in the FMR0 register is set to 1 (flash ready status interrupt enabled), a flash ready status interrupt can be generated upon completion of auto-programming. The auto-program result can be confirmed by reading the FST register during the interrupt routine.




Figure 31.7 Program Flowchart (Flash Ready Status Interrupt Disabled)




Figure 31.8 Program Flowchart (Flash Ready Status Interrupt Enabled)

31.4.11.5 Block Erase Command

When 20h is written in the first bus cycle and then D0h is written in the second bus cycle to any block address, auto-erasure (erase and erase verify operation) starts in the specified block.

The FST7 bit in the FST register can be used to confirm whether auto-erasure has completed. The FST7 bit is set to 0 during auto-erasure and is set to 1 when auto-erasure completes.

After auto-erasure has completed, the auto-erase result can be confirmed by the FST5 bit in the FST register. (Refer to 31.4.17 Full Status Check).


The block erase command targeting each block in the program ROM can be disabled using the lock bit. The following commands are not accepted under the following conditions:

- Block erase commands targeting data flash block A when the FMR14 bit in the FMR1 register is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block B when the FMR15 bit is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block C when the FMR16 bit is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block D when the FMR17 bit is set to 1 (rewrite disabled).

Figure 31.9 shows a Block Erase Flowchart (Flash Ready Status Interrupt Disabled), Figure 31.10 shows a Block Erase Flowchart (Flash Ready Status Interrupt Disabled and Suspend Enabled), and Figure 31.11 shows a Block Erase Flowchart (Flash Ready Status Interrupt Enabled and Suspend Enabled).

In EW1 mode, do not execute this command to any block where a rewrite control program is allocated.

While the RDYSTIE bit in the FMR0 register is set to 1 (flash ready status interrupt enabled), a flash ready status interrupt can be generated upon completion of auto-erasure. While the RDYSTIE bit is set to 1 and the FMR20 bit in the FMR2 register is set to 1 (erase-suspend enabled), a flash ready status interrupt is generated when the FMR21 bit is set to 1 (erase-suspend request) and auto-erasure suspends. The auto-erase result can be confirmed by reading the FST register during the interrupt routine.



Block Erase Flowchart (Flash Ready Status Interrupt Disabled) Figure 31.9




Figure 31.10 Block Erase Flowchart (Flash Ready Status Interrupt Disabled and Suspend Enabled)

31. Flash Memory R8C/33A Group




Figure 31.11 Block Erase Flowchart (Flash Ready Status Interrupt Enabled and Suspend Enabled)

31.4.11.6 Lock Bit Program Command

This command is used to set the lock bit of any block in the program ROM area to 0 (locked).

When 77h is written in the first bus cycle and D0h is written in the second bus cycle to the starting block address, 0 is written to the lock bit of the specified block. Make sure the address value in the first bus cycle is the same address as the starting block address specified in the second bus cycle.

Figure 31.12 shows a Lock Bit Program Flowchart. The lock bit status (lock bit data) can be read using the read lock bit status command.

The FST7 bit in the FST register can be used to confirm whether writing to the lock bit has completed.

Refer to **31.4.10 Data Protect Function** for the lock bit function and how to set the lock bit to 1 (not locked).




Figure 31.12 Lock Bit Program Flowchart

31.4.11.7 Read Lock Bit Status Command

This command is used to read the lock bit status of any address in the program ROM area.

When 71h written in the first bus cycle and D0h is written in the second cycle to the starting block address, the lock bit status of the specified block is stored in the LBDATA bit in the FST register. After the FST7 bit in the FST register has been set to 1 (ready), read the LBDATA bit.

Figure 31.13 shows a Read Lock Bit Status Flowchart.




Figure 31.13 Read Lock Bit Status Flowchart

31.4.11.8 Block Blank Check Command

This command is used to confirm that all addresses in any block are blank data FFh.

When 25h is written in the first bus cycle and D0h is written in the second bus cycle to any block address, blank checking starts in the specified block. The FST7 bit in the FST register can be used to confirm whether blank checking has completed. The FST7 bit is set to 0 during the blank-check period and set to 1 when blank checking completes.

After blank checking has completed, the blank-check result can be confirmed by the FST5 bit in the FST register. (Refer to 31.4.17 Full Status Check.).

Figure 31.14 shows a Block Blank Check Flowchart.




Figure 31.14 Block Blank Check Flowchart

31.4.12 Status Register

The status register indicates the operating status of the flash memory and whether erasure or programming has completed normally or terminated in error. The status of the status register can be read by the FST register.

31.4.13 Sequence Status

The clear sequence status bit indicates the operating status of the flash memory. This bit is set to 0 (busy) during auto-programming and auto-erasure. It is set to 1 (ready) when these operations complete.

31.4.14 Erase Status

Refer to 31.4.17 Full Status Check.

31.4.15 Program Status

Refer to 31.4.17 Full Status Check.

31.4.16 Suspend Status

The suspend status bit indicates the suspend status of the flash memory commands. This bit is set to 1 (during erase-suspend) while auto-erasure suspends and set to 0 (other than erase-suspend) when auto-erasure restarts. Table 31.5 lists the Status Register.

Table 31.5 Status Register

| Status Register | FST Register | Status Name Content | | Value | |
|-----------------|--------------|---------------------|---------------|---------------|-------------|
| Bit | Bit | Status Ivaille | 0 | 1 | After Reset |
| SR0 (D0) | _ | Reserved | _ | _ | _ |
| SR1 (D1) | _ | Reserved | _ | _ | _ |
| SR2 (D2) | _ | Reserved | _ | _ | _ |
| SR3 (D3) | _ | Reserved | _ | - | _ |
| SR4 (D4) | FST4 | Program status | Completed | Terminated | 0 |
| | | | normally | in error | |
| SR5 (D5) | FST5 | Erase status/ | Completed | Terminated | 0 |
| | | blank check | normally | in error | |
| SR6 (D6) | FST6 | Suspend status | Other than | During | 0 |
| | | | erase-suspend | erase-suspend | |
| SR7 (D7) | FST7 | Sequencer status | Busy | Ready | 1 |

D0 to D7: Indicate the data bus which is read when the read status register command is executed.

Bits FST4 (SR4) and FST5 (SR5) are set to 0 by executing the clear status command.

When the FST4 bit (SR4) or FST5 bit (SR5) is set to 1, the program and block erase commands cannot be accepted.

31.4.17 Full Status Check

If an error occurs, bits FST4 and FST5 in the FST register are set to 1, indicating the occurrence of an error. The execution result can be confirmed by checking these status bits (full status check).

Table 31.6 lists the Errors and FST Register Status. Figure 31.15 shows the Full Status Check and Handling Procedure for Individual Errors.

Table 31.6 Errors and FST Register Status

| FST R | egister | | |
|-------------|---------------|------------------------|---|
| (Status Reg | ister) Status | Error | Error Occurrence Condition |
| FST5 (SR5) | FST4 (SR4) | | |
| 1 | 1 | Command sequence error | When a command is not written correctly. When data other than valid data (i.e., D0h or FFh) is written in the second bus cycle of the block erase command (1). |
| 1 | 0 | Erase error | When the block erase command is executed, but auto- erasure does not complete correctly. |
| | | Blank check error | When the blank check command is executed and data other than blank data FFh is read. |
| 0 | 1 | Program error | When the program command is executed, but auto-programming does not complete correctly. |

Note:

1. When FFh is written in the second bus cycle of these commands, the MCU enters read array mode. At the same time, the command code written in the first bus cycle is invalid.




Figure 31.15 Full Status Check and Handling Procedure for Individual Errors

31.5 Standard Serial I/O Mode

In standard serial I/O mode, a serial programmer which supports the MCU can be used to rewrite the user ROM area while the MCU is mounted on-board.

There are three types of standard serial I/O modes:

- Standard serial I/O mode 2Clock asynchronous serial I/O used to connect to a serial programmer
- Standard serial I/O mode 3Special clock asynchronous serial I/O used to connect to a serial programmer

Standard serial I/O mode 2 and standard serial I/O mode 3 can be used for the MCU.

Refer to Appendix 2. Connection Examples between Serial Writer and On-Chip Debugging Emulator for examples of connecting to a serial programmer. Contact the serial programmer manufacturer for more information. Refer to the user's manual included with your serial programmer for instructions.

Table 31.7 lists the Pin Functions (Flash Memory Standard Serial I/O Mode 2) and Figure 31.16 shows Pin Handling in Standard Serial I/O Mode 2. Table 31.8 lists the Pin Functions (Flash Memory Standard Serial I/O Mode 3) and Figure 31.17 shows Pin Handling in Standard Serial I/O Mode 3.

After handling the pins shown in Table 31.8 and rewriting the flash memory using the programmer, apply a "H" level signal to the MODE pin and reset the hardware to run a program in the flash memory in single-chip mode.

31.5.1 **ID Code Check Function**

The ID code check function determines whether the ID codes sent from the serial programmer and those written in the flash memory match.

Refer to 12. ID Code Areas for details of the ID code check.

Table 31.7 Pin Functions (Flash Memory Standard Serial I/O Mode 2)

| Pin | Name | I/O | Description |
|---------------------|-------------------------|-----|---|
| VCC, VSS | Power supply input | | Apply the guaranteed programming and erasure |
| | | | voltage to the VCC pin and 0 V to the VSS pin. |
| RESET | Reset input | I | Reset input pin |
| P4_6/XIN/(XCIN) | P4_6 input/clock input | I | Connect a ceramic resonator or crystal oscillator |
| P4_7/XOUT/(XCOUT) | P4_7 input/clock output | I/O | between pins XIN(XCIN) and XOUT(XCOUT). |
| P0_0 to P0_7 | Input port P0 | I | Input a "H" or "L" level signal or leave open. |
| P1_0 to P1_3, | Input port P1 | I | Input a "H" or "L" level signal or leave open. |
| P1_6, P1_7 | | | |
| P2_0 to P2_2 | Input port P2 | ı | Input a "H" or "L" level signal or leave open. |
| P3_1, P3_3 to P3_5, | Input port P3 | ı | Input a "H" or "L" level signal or leave open. |
| P3_7 | | | |
| P4_2/VREF, P4_5 | Input port P4 | ı | Input a "H" or "L" level signal or leave open. |
| MODE | MODE | I/O | Input a "L" level signal. |
| P1_4 | TXD output | 0 | Serial data output pin |
| P1_5 | RXD input | ı | Serial data input pin |




Figure 31.16 Pin Handling in Standard Serial I/O Mode 2

Table 31.8 Pin Functions (Flash Memory Standard Serial I/O Mode 3)

| Pin | Name | I/O | Description |
|---------------------|-------------------------|-----|--|
| VCC, VSS | Power supply input | | Apply the guaranteed programming and erasure |
| | | | voltage to the VCC pin and 0 V to the VSS pin. |
| RESET | Reset input | I | Reset input pin |
| P4_6/XIN/(XCIN) | P4_6 input/clock input | I | If an external oscillator is connected, connect a |
| | | | ceramic resonator or crystal oscillator between pins |
| P4_7/XOUT/(XCOUT) | P4_7 input/clock output | I/O | XIN(XCIN) and XOUT(XCOUT). |
| 1 4_1//(0001/ | | ", | To use as an input port, input a "H" or "L" level |
| | | | signal or leave the pin open. |
| P0_0 to P0_7 | Input port P0 | ı | Input a "H" or "L" level signal or leave open. |
| P1_0 to P1_7 | Input port P1 | ı | Input a "H" or "L" level signal or leave open. |
| P2_0 to P2_2 | Input port P2 | I | Input a "H" or "L" level signal or leave open. |
| P3_1, P3_3 to P3_5, | Input port P3 | I | Input a "H" or "L" level signal or leave open. |
| P3_7 | | | |
| P4_2/VREF, P4_5 | Input port P4 | Ī | Input a "H" or "L" level signal or leave open. |
| MODE | MODE | I/O | Serial data I/O pin. Connect the pin to a |
| | | | programmer. |




Figure 31.17 Pin Handling in Standard Serial I/O Mode 3

Parallel I/O Mode 31.6

Parallel I/O mode is used to input and output software commands, addresses and data necessary to control (read, program, and erase) the on-chip flash memory.

Use a parallel programmer which supports the MCU. Contact the parallel programmer manufacturer for more information. Refer to the user's manual included with your parallel programmer for instructions.

In parallel I/O mode, the user ROM areas shown in Figure 31.1 can be rewritten.

31.6.1 **ROM Code Protect Function**

The ROM code protect function prevents the flash memory from being read and rewritten. (Refer to the 31.3.2 **ROM Code Protect Function.**)

31.7 **Notes on Flash Memory**

31.7.1 **CPU Rewrite Mode**

31.7.1.1 Prohibited Instructions

The following instructions cannot be used while the program ROM area is being rewritten in EW0 mode because they reference data in the flash memory: UND, INTO, and BRK.

Non-Maskable Interrupts

Tables 31.9 and 31.10 show CPU Rewrite Mode Interrupts (1) and (2), respectively.

Table 31.9 CPU Rewrite Mode Interrupts (1)

| Mode | Erase/ Write Target | Status | Maskable Interrupt | Address Match Address Break (Note 1) | | | | |
|------|---------------------------|---|---|---|--|--|--|--|
| EWO | Data flash | During auto-erasure (suspend enabled) | When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR 21 bit to 1 during interrupt handling. The memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read. Auto-erasure can be restarted by setting the FMR21 to 0 (erase restart). | | | | | |
| | | During auto-erasure (suspend disabled or FMR22 = 0) During | Interrupt handling is executed while auto-era performed. | asure or auto-programming is being | | | | |
| | | auto-programming | | | | | | |
| | Program ROM | During auto-erasure (suspend enabled) | Usable by allocating a vector in RAM. | Not usable during auto-erasure or auto-programming. | | | | |
| | | During auto-erasure (suspend disabled) | | | | | | |
| | | During auto-programming | | | | | | |
| EW1 | Data flash | During auto-erasure (suspend enabled) | When an interrupt request is acknowledged, If the FMR22 bit is set to 1, the FMR21 bit is suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR2: interrupt handling. The flash memory susper While auto-erasure is being suspended, any erasure execution can be read. Auto-erasure to 0. | automatically set to 1. The flash memory 2 bit is set to 0, set the FMR 21 bit to 1 during nds auto-erasure after td(SR-SUS). block other than the block during auto- | | | | |
| | | During auto-erasure (suspend disabled or FMR22 = 0) | Interrupt handling is executed while auto-era performed. | asure or auto-programming is being | | | | |
| | | During auto-programming | | | | | | |
| | Program ROM | During auto-erasure (suspend enabled) | , , , , | | | | | |
| | | During auto-erasure (suspend disabled or FMR22 = 0) | Auto-erasure and auto-programming have postandby. Interrupt handling is executed after | | | | | |
| | | During auto-programming | | | | | | |

FMR21, FMR22: Bits in FMR2 register

Note:

1. Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.

Table 31.10 CPU Rewrite Mode Interrupts (2)

| Mode | Erase/ Write Target | Status | Watchdog Timer Oscillation Stop Detection Voltage Monitor 2 Voltage Monitor 1 | Undefined Instruction INTO Instruction BRK Instruction Clied Chapter (Note 1) | | |
|------|---------------------------|---|--|---|--|--|
| | | | • NMI (Note 1) | • Single Step (Note 1) | | |
| EW0 | Data flash | During auto-erasure (suspend enabled) | When an interrupt request is acknowledged, inter If the FMR22 bit is set to 1 (erase-suspend reque the FMR21 bit is automatically set to 1 (erase-sus suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit disabled by interrupt request), set the FMR 21 bit flash memory suspends auto-erasure after td(SR-While auto-erasure is being suspended, any block erasure execution can be read. Auto-erasure can bit is set to 0 (erase restart). | st enabled by interrupt request), spend request). The flash memory is set to 0 (erase-suspend request to 1 during interrupt handling. The SUS). Is other than the block during autobe restarted by setting the FMR21 | | |
| | | During auto-erasure (suspend disabled or FMR22 = 0) During auto-programming | Interrupt handling is executed while auto-erasure performed. | or auto-programming is being | | |
| | Program | During auto-erasure | When an interrupt request is acknowledged, | Not usable during auto-erasure or | | |
| | ROM | (suspend enabled) During auto-erasure (suspend disabled) | auto-erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts when the flash | auto-programming. | | |
| 5344 | | During auto-programming | memory restarts after the fixed period. Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be read. After the flash memory restarts, execute auto-erasure again and ensure it completes normally. The watchdog timer does not stop during the command operation, so interrupt requests may be generated. Initialize the watchdog timer regularly using the erase-suspend function. | | | |
| EW1 | Data flash | During auto-erasure (suspend enabled) | When an interrupt request is acknowledged, inter If the FMR22 bit is set to 1, the FMR21 bit is autor suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit during interrupt handling. The flash memory suspesus). While auto-erasure is being suspended, any block erasure execution can be read. Auto-erasure can bit is set to 0. | natically set to 1. The flash memory is set to 0, set the FMR 21 bit to 1 ends auto-programming after td(SR-k other than the block during auto- | | |
| | | During auto-erasure (suspend disabled or FMR22 = 0) During auto-programming | Interrupt handling is executed while auto-erasure performed. | or auto-programming is being | | |
| | Program ROM | During auto-erasure (suspend enabled) | When an interrupt request is acknowledged, auto-erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts when the flash memory restarts after the fixed period. | Not usable during auto-erasure or auto-programming. | | |
| | | During auto-erasure (suspend disabled or FMR22 = 0) During auto-programming | Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be read. After the flash memory restarts, execute auto-erasure again and ensure it completes normally. The watchdog timer does not stop during the command operation, so interrupt requests may | | | |
| | | auto-programming | The watchdog timer does not stop during the | | | |

FMR21, FMR22: Bits in FMR2 register Note:

^{1.} Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.

31.7.1.3 **How to Access**

To set one of the following bits to 1, first write 0 and then 1 immediately. Do not generate an interrupt between writing 0 and writing 1.

- The FMR01 bit or FMR02 bit in the FMR0 register
- The FMR13 bit in the FMR1 register
- The FMR20 bit, FMR22 bit, or FMR 27 bit in the FMR2 register

To set one of the following bits to 0, first write 1 and then 0 immediately. Do not generate an interrupt between writing 1 and writing 0.

• The FMR14 bit, FMR15 bit, FMR16 bit, or FMR17 bit in the FMR1 register

31.7.1.4 Rewriting User ROM Area

In EW0 Mode, if the supply voltage drops while rewriting any block in which a rewrite control program is stored, it may not be possible to rewrite the flash memory because the rewrite control program cannot be rewritten correctly. In this case, use standard serial I/O mode.

31.7.1.5 Programming

Do not write additions to the already programmed address.

31.7.1.6 Entering Stop Mode or Wait Mode

Do not enter stop mode or wait mode during erase-suspend.

If the FST7 in the FST register is set to 0 (busy (during programming or erasure execution), do not enter to stop mode or wait mode.

Programming and Erasure Voltage for Flash Memory 31.7.1.7

To perform programming and erasure, use VCC = 2.7 V to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.

32. Reducing Power Consumption

32.1 Overview

This chapter describes key points and processing methods for reducing power consumption.

32.2 Key Points and Processing Methods for Reducing Power Consumption

Key points for reducing power consumption are shown below. They should be referred to when designing a system or creating a program.

Voltage Detection Circuit 32.2.1

If voltage monitor 1 and comparator A1 are not used, set the VCA26 bit in the VCA2 register to 0 (voltage detection 1 circuit disabled). If voltage monitor 2 and comparator A2 are not used, set the VCA27 bit in the VCA2 register to 0 (voltage detection 2 circuit disabled).

If the power-on reset and voltage monitor 0 reset are not used, set the VCA25 bit in the VCA2 register to 0 (voltage detection 0 circuit disabled).

32.2.2 **Ports**

Even after the MCU enters wait mode or stop mode, the states of the I/O ports are retained. Current flows into the output ports in the active state, and shoot-through current flows into the input ports in the high-impedance state. Unnecessary ports should be set to input and fixed to a stable electric potential before the MCU enters wait mode or stop mode.

32.2.3 Clocks

Power consumption generally depends on the number of the operating clocks and their frequencies. The fewer the number of operating clocks or the lower their frequencies, the more power consumption decreases. Unnecessary clocks should be stopped accordingly.

Stopping low-speed on-chip oscillator oscillation: CM14 bit in CM1 register Stopping high-speed on-chip oscillator oscillation: FRA00 bit in FRA0 register

Wait Mode, Stop Mode

Power consumption can be reduced in wait mode and stop mode. Refer to 9.7 Power Control for details.

Stopping Peripheral Function Clocks 32.2.5

If the peripheral function f1, f2, f4, f8, and f32 clocks are not necessary in wait mode, set the CM02 bit in the CM0 register to 1 (peripheral function clock stops in wait mode). This will stop the f1, f2, f4, f8, and f32 clocks in wait mode.

32.2.6 **Timers**

If timer RA is not used, set the TCKCUT bit in the TRAMR register to 1 (count source cutoff). If timer RB is not used, set the TCKCUT bit in the TRBMR register to 1 (count source cutoff).

If timer RC is not used, set the MSTTRC bit in the MSTCR register to 1 (standby).

32.2.7 A/D Converter

When the A/D converter is not used, power consumption can be reduced by setting the ADSTBY bit in the ADCON1 register to 0 (A/D operation stops (standby)) to shut off any analog circuit current flow.

Clock Synchronous Serial Interface 32.2.8

When the SSU or the I²C bus is not used, set the MSTIIC bit in the MSTCR register to 1 (standby).

32.2.9 **Reducing Internal Power Consumption**

When the MCU enters wait mode using low-speed clock mode or low-speed on-chip oscillator mode, internal power consumption can be reduced by using the VCA20 bit in the VCA2 register. Figure 32.1 shows the Handling Procedure for Reducing Internal Power Consumption Using VCA20 Bit. To enable reduced internal power consumption by the VCA20 bit, follow Figure 32.1 Handling Procedure for Reducing Internal Power Consumption Using VCA20 Bit.




Figure 32.1 Handling Procedure for Reducing Internal Power Consumption Using VCA20 Bit

32.2.10 Stopping Flash Memory

In low-speed on-chip oscillator mode and low-speed clock mode, power consumption can be further reduced by stopping the flash memory using the FMSTP bit in the FMR0 register.

Access to the flash memory is disabled by setting the FMSTP bit to 1 (flash memory stops). The FMSTP bit must be written to by a program transferred to RAM.

When the MCU enters stop mode or wait mode while CPU rewrite mode is disabled, the power for the flash memory is automatically turned off. It is turned back on again after the MCU exit stop mode or wait mode. This eliminates the need to set the FMR0 register.

Figure 32.2 shows the Handling Procedure Example for Reducing Power Consumption Using FMSTP Bit.




Figure 32.2 Handling Procedure Example for Reducing Power Consumption Using FMSTP Bit

32.2.11 Low-Current-Consumption Read Mode

In low-speed clock mode and low-speed on-chip oscillator mode, the current consumption when reading the flash memory can be reduced by setting the FMR27 bit in the FMR2 register to 1 (enabled).

Figure 32.3 shows the Handling Procedure Example of Low-Current-Consumption Read Mode.




Figure 32.3 Handling Procedure Example of Low-Current-Consumption Read Mode

32.2.12 Others

Set the MSTTRD bit in the MSTCR register to 1.

The power consumption of the peripheral functions can be reduced.

33. Electrical Characteristics


Table 33.1 Absolute Maximum Ratings

| Symbol | | Parameter | Condition | Rated Value | Unit |
|----------|-------------------|--|---|--|------|
| Vcc/AVcc | Supply voltage | | | -0.3 to 6.5 | V |
| Vı | Input voltage | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_2, P3_1, P3_3 to P3_5, P3_7, P4_5 to P4_7, MODE, RESET | | -0.3 to Vcc + 0.3 | V |
| | | XIN, XOUT | XIN-XOUT oscillation on (oscillation buffer ON) (1) | -0.3 to 1.65 | V |
| | | XIN, XOUT | XIN-XOUT oscillation off (oscillation buffer OFF) (1) | -0.3 to Vcc + 0.3 | V |
| | | XCIN | XCIN-XCOUT oscillation on (oscillation buffer ON) (1) | -0.3 to 1.65 | V |
| | | XCIN | XCIN-XCOUT oscillation off (oscillation buffer OFF) (1) | -0.3 to Vcc + 0.3 | V |
| Vo | Output voltage | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_2, P3_1, P3_3 to P3_5, P3_7, P4_5 to P4_7 | | -0.3 to Vcc + 0.3 | V |
| | | XOUT | XIN-XOUT oscillation on (oscillation buffer ON) (1) | -0.3 to 1.65 | V |
| | | XOUT | XIN-XOUT oscillation off (oscillation buffer OFF) (1) | -0.3 to Vcc + 0.3 | V |
| | | XCOUT | XCIN-XCOUT oscillation on (oscillation buffer ON) (1) | -0.3 to 1.65 | V |
| | | XCOUT | XCIN-XCOUT oscillation off (oscillation buffer OFF) (1) | -0.3 to Vcc + 0.3 | V |
| Pd | Power dissipation | n | Topr = 25°C | TBD | mW |
| Topr | Operating ambie | ent temperature | | -20 to 85 (N version) / -40 to 85 (D version) | °C |
| Tstg | Storage tempera | ature | | -65 to 150 | °C |

^{1.} For the register settings for each operation, refer to 7. I/O Ports and 9. Clock Generation Circuit.

| Symbol | | Parame | tor | | Conditions | | Standard | <u> </u> | Uni |
|-----------|-------------------------------|-------------------|-----------------------|-----------------------|---|----------------|----------|------------|------|
| Symbol | | Faranie | etei | | Conditions | Min. | Тур. | Max. | Oili |
| Vcc/AVcc | Supply voltage | | | | | 1.8 | - | 5.5 | V |
| Vss/AVss | Supply voltage | | | | | = | 0 | = | V |
| Vih | Input "H" voltage | | CMOS | Input level selection | 4.0 V ≤ Vcc ≤ 5.5 V | 0.45 Vcc | = | Vcc | V |
| | | switching | input | : 0.35 Vcc | 2.7 V ≤ Vcc < 4.0 V | 0.55 Vcc | _ | Vcc | V |
| | | function | | | 1.8 V ≤ Vcc < 2.7 V | 0.65 Vcc | - | Vcc | V |
| | | (I/O port) | | Input level selection | 4.0 V ≤ Vcc ≤ 5.5 V | 0.6 Vcc | - | Vcc | V |
| | | | | : 0.5 Vcc | 2.7 V ≤ Vcc < 4.0 V | 0.7 Vcc | - | Vcc | V |
| | | | | | 1.8 V ≤ Vcc < 2.7 V | 0.8 Vcc | - | Vcc | V |
| | | | | Input level selection | 4.0 V ≤ Vcc ≤ 5.5 V | 0.85 Vcc | - | Vcc | V |
| | | | | : 0.7 Vcc | 2.7 V ≤ Vcc < 4.0 V | 0.85 Vcc | - | Vcc | V |
| | | | | | 1.8 V ≤ Vcc < 2.7 V | 0.85 Vcc | - | Vcc | V |
| VIL | Input "L" voltage | Input level | CMOS | Input level selection | 4.0 V ≤ Vcc ≤ 5.5 V | 0 | _ | 0.2 Vcc | V |
| | | switching | input | : 0.35 Vcc | 2.7 V ≤ Vcc < 4.0 V | 0 | _ | 0.2 Vcc | V |
| | | function | | | 1.8 V ≤ Vcc < 2.7 V | 0 | _ | 0.2 Vcc | V |
| | (I/O port) | | Input level selection | 4.0 V ≤ Vcc ≤ 5.5 V | 0 | _ | 0.4 Vcc | V | |
| | | | | : 0.5 Vcc | 2.7 V ≤ Vcc < 4.0 V | 0 | _ | 0.3 Vcc | V |
| | | | | | 1.8 V ≤ Vcc < 2.7 V | 0 | _ | 0.2 Vcc | V |
| | | | | Input level selection | 4.0 V ≤ Vcc ≤ 5.5 V | 0 | _ | 0.55 Vcc | V |
| | | | | : 0.7 Vcc | 2.7 V ≤ Vcc < 4.0 V | 0 | _ | 0.45 Vcc | V |
| | | | | | 1.8 V ≤ Vcc < 2.7 V | 0 | _ | 0.45 Vcc | V |
| IOH(sum) | Peak sum output | Sum of all pin | e lou(no | n(s) | 1.0 V \(\frac{1}{2}\) V \(\frac{1}{2}\) V | _ | _ | TBD | mA |
| , , | | Sum of all pin | | | | - | _ | TBD | mA |
| IOH(sum) | Average sum Peak output "H" | | | 3) | | | | -10 | 1 |
| IOH(peak) | current | Drive capacity | | | | - | _ | | mA |
| 1 | | Drive capacity | | | | - | _ | -40 - | mA |
| IOH(avg) | Average output "H" current | Drive capacity | | | | - | _ | -5 | mA |
| | | Drive capacity | | | | - | - | -20 TDD | mA |
| IOL(sum) | Peak sum output | Sum of all pin | | | | - | _ | TBD | mA |
| IOL(sum) | Average sum | Sum of all pin | |) | | - | _ | TBD | mA |
| IOL(peak) | Peak output "L" | Drive capacity | | | | _ | _ | 10 | mA |
| | current | Drive capacity | | | | _ | _ | 40 | mA |
| IOL(avg) | Average output | Drive capacity | | | | - | - | 5 | mA |
| | "L" current | Drive capacity | | | | - | _ | 20 | mA |
| f(XIN) | XIN clock input of | scillation freque | ency | | 3.0 V ≤ Vcc ≤ 5.5 V | 0 | _ | 20 | MHz |
| | | | | | 2.7 V ≤ Vcc < 3.0 V | 0 | _ | 10 | MHz |
| | | | | | $2.2~\textrm{V} \leq \textrm{Vcc} < 2.7~\textrm{V}$ | 0 | = | 5 | MHz |
| | | | | | 1.8 V ≤ Vcc < 2.2 V | 0 | - | 2 | MHz |
| f(XCIN) | XCIN clock input | | | | 1.8 V ≤ Vcc ≤ 5.5 V | - | 32.768 | 50 | kHz |
| _ | fOCO40M | When used as | the coun | t source for timer RC | fOCO40M = 40MHz | 2.7 | _ | 5.5 | V |
| | operating | When used as | the cour | nt source for fOCO-F | fOCO40M = 40MHz | 1.8 | _ | 5.5 | V |
| fOCO-F | fOCO-F frequenc | у | | | 3.0 V ≤ Vcc ≤ 5.5 V | 0 | - | 20 | MHz |
| | | | | | 2.7 V ≤ Vcc < 3.0 V | 0 | - | 10 | MHz |
| | | | | | 2.2 V ≤ Vcc < 2.7 V | 0 | - | 5 | MHz |
| _ | fOCO-S operating | g voltage | | | fOCO-S = 125kHz | 1.8 | _ | 5.5 | V |
| _ | System clock free | quency | | | 3.0 V ≤ Vcc ≤ 5.5 V | 0 | - | 20 | MH |
| | | | | | 2.7 V ≤ Vcc < 3.0 V | 0 | - | 10 | MH |
| | | | | | 2.2 V ≤ Vcc < 2.7 V | 0 | _ | 5 | MH |
| | | | | | 1.8 V ≤ Vcc < 2.2 V | 0 | _ | 2 | MH |
| f(BCLK) | CPU clock freque | ency | | | 3.0 V ≤ Vcc ≤ 5.5 V | 0 | _ | 20 | MH |
| . / | | • | | | 2.7 V ≤ Vcc < 3.0 V | 0 | _ | 10 | MH |
| | | | | | 2.2 V ≤ Vcc < 2.7 V | 0 | _ | 5 | MH |
| | | | | | 1.8 V ≤ Vcc < 2.2 V | 0 | _ | 2 | MH |

Vcc = 1.8 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 The average output current indicates the average value of current measured during 100 ms.



Ports P0 to P4 Timing Measurement Circuit Figure 33.1

| Symbol | Parameter | | Conc | ditions | | Standard | | Unit |
|---------|-------------------------------|-------------|---|--|------|----------|-------|------|
| Symbol | i alameter | | Conc | Min. | Тур. | Max. | Offic | |
| ı | Resolution | | Vref = AVCC | | | - | 10 | Bit |
| INL | Integral non-linearity error | 10-bit mode | Vref = AVCC = 5.0V | AN0 to AN7 input, AN8 to AN11 input | _ | - | ±3 | LSB |
| | | | Vref = AVCC = 3.3V | AN0 to AN7 input, AN8 to AN11 input | _ | = | ±5 | LSB |
| | | | Vref = AVCC = 3.0V | AN0 to AN7 input, AN8 to AN11 input | - | _ | ±5 | LSB |
| | | | Vref = AVCC = 2.2V | AN0 to AN7 input, AN8 to AN11 input | _ | = | ±5 | LSB |
| | | 8-bit mode | Vref = AVCC = 5.0V | AN0 to AN7 input, AN8 to AN11 input | = | = | ±2 | LSB |
| | | | Vref = AVCC = 3.3V | AN0 to AN7 input, AN8 to AN11 input | - | _ | ±2 | LSB |
| | | | Vref = AVCC = 3.0V | AN0 to AN7 input, AN8 to AN11 input | _ | _ | ±2 | LSB |
| | | | Vref = AVCC = 2.2V | AN0 to AN7 input, AN8 to AN11 input | _ | _ | ±2 | LSB |
| _ | Absolute accuracy | 10-bit mode | Vref = AVCC = 5.0V | AN0 to AN7 input, AN8 to AN11 input | - | - | ±3 | LSB |
| | | | Vref = AVCC = 3.3V | AN0 to AN7 input, AN8 to AN11 input | = | _ | ±5 | LSB |
| | | | Vref = AVCC = 3.0V | AN0 to AN7 input, AN8 to AN11 input | _ | _ | ±5 | LSB |
| | | | Vref = AVCC = 2.2V | AN0 to AN7 input, AN8 to AN11 input | - | _ | ±5 | LSB |
| | | 8-bit mode | Vref = AVCC = 5.0V | AN0 to AN7 input, AN8 to AN11 input | - | _ | ±2 | LSB |
| | | | Vref = AVCC = 3.3V | AN0 to AN7 input, AN8 to AN11 input | - | _ | ±2 | LSB |
| | | | Vref = AVCC = 3.0V | AN0 to AN7 input, AN8 to AN11 input | - | _ | ±2 | LSB |
| | | | Vref = AVCC = 2.2V | AN0 to AN7 input, AN8 to AN11 input | - | - | ±2 | LSB |
| _ | Tolerance level impedance |) | | | = | 3 | _ | kΩ |
| DNL | Differential non-linearity er | ror | | | - | - | ±1 | LSB |
| | Offset error | | | | | = | ±3 | LSB |
| _ | Gain error | | | | _ | _ | ±3 | LSB |
| RLADDER | Ladder resistance | | Vref = AVCC | | 10 | - | 40 | kΩ |
| tconv | Conversion time | 10-bit mode | Vref = AVCC = 5.0V, ϕ AD = 20 MHz | | 2.0 | _ | - | μS |
| | | 8-bit mode | Vref = AVCC = 5.0V, \$\phi_{AD} = 20 \text{ MHz}\$ | | 2.0 | - | - | μS |
| tsamp | Sampling time | | | | 0.60 | = | - | μS |
| Vref | Reference voltage | | | | 2.2 | _ | AVcc | V |
| VIA | Analog input voltage (3) | | | | 0 | - | Vref | V |
| OCVREF | On-chip reference voltage | | | | 1.24 | 1.34 | 1.44 | V |

- 1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0V at $Topr = -20 \text{ to } 85^{\circ}C$ (N version) / $-40 \text{ to } 85^{\circ}C$ (D version), unless otherwise specified.
- 2. Set ϕAD frequency as follows:

When AVcc = 4.0 to 5.5 V, 2 MHz $\leq \varphi AD \leq$ 20 MHz

When AVcc = 3.2 to 4.0 V, 2 MHz \leq ϕ AD \leq 16 MHz

When AVcc = 3.0 to 3.2 V, 2 MHz $\leq \varphi AD \leq$ 10 MHz

When AVcc = 2.2 to 3.0 V, 2 MHz \leq ϕ AD \leq 5 MHz

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

D/A Converter Characteristics (1) **Table 33.4**

| Symbol Para | Parameter | Conditions | | Unit | | |
|-------------|-------------------------------|------------|------|------|------|-------|
| | Faranielei | Conditions | Min. | Тур. | Max. | Offic |
| _ | Resolution | | - | - | 8 | Bit |
| = | Absolute accuracy | | = | = | 2.5 | LSB |
| tsu | Setup time | | = | = | 3 | μ\$ |
| Ro | Output resistor | | = | 6 | = | kΩ |
| lVref | Reference power input current | (NOTE 2) | - | - | 1.5 | mA |

Notes:

- 1. Vcc/AVcc = Vref = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included. Also, even if the VCUT bit in the ADCON1 register is set to 0 (VREF not connected), Ivref flows into the D/A converters.

Table 33.5 Comparator A Electrical Characteristics

| Symbol | Parameter | Condition | | Unit | | |
|-------------------|---|-------------|------|------|-----------|-------|
| Symbol | Farameter | Condition | Min. | Тур. | Max. | Offic |
| LVREF | External reference voltage input range | | 1.4 | _ | Vcc | V |
| LVCMP1, LVCMP2 | External comparison voltage input range | | -0.3 | - | Vcc + 0.3 | V |
| _ | Offset | | _ | TBD | TBD | mV |
| _ | Comparator output delay time (2) | | _ | TBD | TBD | μS |
| _ | Comparator operating current | Vcc = 5.0 V | _ | TBD | TBD | μΑ |

Note:

- 1. VCC = 2.7 to 5.5 V, $T_{OPT} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. When the digital filter is not selected.

Table 33.6 Comparator B Electrical Characteristics

| Symbol | Parameter | Condition | | Unit | | |
|------------|--|-------------------|------|------|-----------|-------|
| | Farameter | Condition | Min. | Тур. | Max. | Offic |
| Vref | IVREF1, IVREF3 input reference voltage | | 0 | _ | Vcc - 1.4 | V |
| Vı | IVCMP1, IVCMP3 input voltage | | -0.3 | - | Vcc + 0.3 | V |
| = | Offset | | = | TBD | TBD | mV |
| t d | Comparator output delay time (2) | Vı = Vref ± 10 mV | _ | TBD | TBD | μS |
| Ісмр | Comparator operating current | Vcc = 5.0 V | = | TBD | TBD | μΑ |

- 1. Vcc = 2.7 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. When the digital filter is not selected.

Table 33.7 Flash Memory (Program ROM) Electrical Characteristics

| Symbol | Parameter | Conditions | | ırd | Unit | |
|------------|---|----------------------------|-----------|------|---------------------------|-------|
| Symbol | Farameter | Conditions | Min. | Тур. | Max. | Offic |
| _ | Program/erase endurance (2) | | 1,000 (3) | - | - | times |
| _ | Byte program time | | - | 80 | TBD | μS |
| _ | Block erase time | | = | 0.3 | TBD | S |
| td(SR-SUS) | Time delay from suspend request until suspend | | - | _ | 5+CPU clock × 3 cycles | ms |
| _ | Interval from erase start/restart until following suspend request (8) | | 0 | _ | - | μS |
| _ | Time from suspend until erase restart | | = | = | 30+CPU clock × 1 cycle | μS |
| _ | Program, erase voltage | | 2.7 | - | 5.5 | V |
| _ | Read voltage | | 1.8 | - | 5.5 | V |
| = | Program, erase temperature | | 0 | = | 60 | °C |
| _ | Data hold time ⁽⁷⁾ | Ambient temperature = 55°C | 20 | _ | - | year |

- 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.
- 8. The erase sequence does not proceed unless the interval of 20 ms or more is allowed from when an erase operation starts/restarts until the following suspend is requested.

| Table 33.8 Flash Memory (Data flash Block A to Block D) Electrical Characteristics | Table 33.8 | Flash Memory | (Data flash Block A to Block I |) Electrical Characteristics (4) |
|--|-------------------|--------------|--------------------------------|----------------------------------|
|--|-------------------|--------------|--------------------------------|----------------------------------|

| Symbol | Parameter | Conditions | | ard | Unit | | |
|------------|--|-----------------------------|------------|------|---------------------------|-------|--|
| Symbol | Farameter | Conditions | Min. | Тур. | Max. | Offic | |
| = | Program/erase endurance (2) | | 10,000 (3) | = | = | times | |
| = | Byte program time (program/erase endurance ≤ 1,000 times) | | - | 160 | TBD | μS | |
| _ | Byte program time (program/erase endurance > 1,000 times) | | - | 300 | _ | μS | |
| = | Block erase time (program/erase endurance ≤ 1,000 times) | | - | 0.2 | 1 | S | |
| _ | Block erase time (program/erase endurance > 1,000 times) | | - | 0.3 | 1 | S | |
| td(SR-SUS) | Time delay from suspend request until suspend | | - | - | 5+CPU clock × 3 cycles | ms | |
| - | Interval from erase start/restart until following suspend request (10) | | 0 | = | _ | μS | |
| _ | Time from suspend until erase restart | | _ | - | 30+CPU clock × 1 cycle | μS | |
| _ | Program, erase voltage | | 2.7 | _ | 5.5 | V | |
| _ | Read voltage | | 1.8 | - | 5.5 | V | |
| = | Program, erase temperature | | -20 (8) | - | 85 | °C | |
| - | Data hold time (9) | Ambient temperature = 55 °C | 20 | - | = | year | |

- Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. Standard of block A to block D when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- -40°C for D version.
- The data hold time includes time that the power supply is off or the clock is not supplied.
- 10. The erase sequence does not proceed unless the interval of 3 ms or more is allowed from when an erase operation starts/restarts until the following suspend is requested.




Figure 33.2 Time delay until Suspend

Table 33.9 Voltage Detection 0 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | | Unit | | |
|----------|---|------------------------|------|------|------|-------|
| Syllibol | Falanetei | Condition | Min. | Тур. | Max. | Offic |
| Vdet0 | Voltage detection level Vdet0_0 (2) | At the falling of Vcc | 1.80 | 1.90 | 2.00 | V |
| | Voltage detection level Vdet0_1 (2) | At the falling of Vcc | 2.20 | 2.35 | 2.50 | V |
| | Voltage detection level Vdet0_2 (2) | At the falling of Vcc | 2.70 | 2.85 | 3.00 | V |
| | Voltage detection level Vdet0_3 (2) | At the falling of Vcc | 3.65 | 3.80 | 3.95 | V |
| = | Voltage detection circuit self power consumption | VCA25 = 1, Vcc = 5.0 V | = | TBD | = | μΑ |
| td(E-A) | Waiting time until voltage detection circuit operation starts (3) | | = | = | TBD | μS |
| Vccmin | MCU operating voltage minimum value | | 2.2 | _ | _ | V |

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).
- 2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
- Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 33.10 Voltage Detection 1 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard | | | Unit |
|---------|---|------------------------|----------|------|------|-------|
| Symbol | Falanietei | Condition | Min. | Тур. | Max. | Offic |
| Vdet1 | Voltage detection level Vdet1_0 (2) | At the falling of Vcc | 2.05 | 2.20 | 2.35 | V |
| | Voltage detection level Vdet1_1 (2) | At the falling of Vcc | 2.20 | 2.35 | 2.50 | V |
| | Voltage detection level Vdet1_2 (2) | At the falling of Vcc | 2.35 | 2.50 | 2.65 | V |
| | Voltage detection level Vdet1_3 (2) | At the falling of Vcc | 2.50 | 2.65 | 2.80 | V |
| | Voltage detection level Vdet1_4 (2) | At the falling of Vcc | 2.65 | 2.80 | 2.95 | V |
| | Voltage detection level Vdet1_5 (2) | At the falling of Vcc | 2.80 | 2.95 | 3.10 | V |
| | Voltage detection level Vdet1_6 (2) | At the falling of Vcc | 2.90 | 3.10 | 3.30 | V |
| | Voltage detection level Vdet1_7 (2) | At the falling of Vcc | 3.05 | 3.25 | 3.45 | V |
| | Voltage detection level Vdet1_8 (2) | At the falling of Vcc | 3.20 | 3.40 | 3.60 | V |
| | Voltage detection level Vdet1_9 (2) | At the falling of Vcc | 3.35 | 3.55 | 3.75 | V |
| | Voltage detection level Vdet1_A (2) | At the falling of Vcc | 3.50 | 3.70 | 3.90 | V |
| | Voltage detection level Vdet1_B (2) | At the falling of Vcc | 3.65 | 3.85 | 4.05 | V |
| | Voltage detection level Vdet1_C (2) | At the falling of Vcc | 3.80 | 4.00 | 4.20 | V |
| | Voltage detection level Vdet1_D (2) | At the falling of Vcc | 3.95 | 4.15 | 4.35 | V |
| | Voltage detection level Vdet1_E (2) | At the falling of Vcc | 4.10 | 4.30 | 4.50 | V |
| | Voltage detection level Vdet1_F (2) | At the falling of Vcc | 4.25 | 4.45 | 4.65 | V |
| = | Voltage monitor 1 interrupt request generation time (3) | | = | 40 | - | μS |
| = | Voltage detection circuit self power consumption | VCA26 = 1, Vcc = 5.0 V | = | TBD | | μΑ |
| td(E-A) | Waiting time until voltage detection circuit operation starts (4) | | = | = | TBD | μS |

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and $T_{opr} = -20 \text{ to } 85^{\circ}C$ (N version) / $-40 \text{ to } 85^{\circ}C$ (D version).
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 33.11 Voltage Detection 2 Circuit Electrical Characteristics


| Symbol | Parameter | Condition | | Unit | | |
|---------|--|--------------------------|------|------|------|-------|
| Symbol | Farameter | Condition | Min. | Тур. | Max. | Offic |
| Vdet2 | Voltage detection level Vdet2_0 (2) | At the falling of Vcc | 3.80 | 4.00 | 4.20 | V |
| | Voltage detection level Vdet2_EXT (2) | At the falling of LVCMP2 | 1.24 | 1.34 | 1.44 | V |
| _ | Voltage monitor 2 interrupt request generation time (3) | | _ | 40 | _ | μS |
| = | Voltage detection circuit self power consumption | VCA27 = 1, Vcc = 5.0 V | = | TBD | = | μΑ |
| td(E-A) | Waiting time until voltage detection circuit operation starts ⁽⁴⁾ | | = | = | TBD | μS |

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).
- 2. The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register.
- 3. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 33.12 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics⁽³⁾

| Symbol | Parameter | Condition | | Unit | | |
|--------|---|-----------|------|------|-------|---------|
| | Farameter | Condition | Min. | Тур. | Max. | Offic |
| Vpor1 | Power-on reset valid voltage (4) | | - | - | 1.0 | V |
| Vpor2 | Power-on reset or voltage monitor 0 reset valid voltage | | 0 | - | Vdet0 | V |
| trth | External power Vcc rise gradient (2) | | 20 | - | _ | mV/msec |

- 1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- This condition (external power VCC rise gradient) does not apply if Vcc ≥ 1.0 V.
- To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD00N bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 1 ms or more.



- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (1.8 V or above) during the sampling time.
- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit for details.
- Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit for details.

Power-on Reset Circuit Electrical Characteristics Figure 33.3

Table 33.13 High-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | | Standard | | Unit |
|---------|--|---|---------|----------|--------------------|-------|
| Symbol | Farameter | Condition | Min. | Тур. | Max. | Offic |
| fOCO40M | High-speed on-chip oscillator frequency after reset | Vcc = 5.0 V, Topr = 25°C | TBD (3) | 40 | TBD (3) | MHz |
| | High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (4) | | TBD (3) | 36.864 | TBD ⁽³⁾ | MHz |
| | High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register | | TBD (3) | 32 | TBD (3) | MHz |
| | High-speed on-chip oscillator frequency temperature • supply voltage dependence (2) | Vcc = 2.7 V to 5.5 V -20°C ≤ Topr ≤ 85°C | TBD | _ | TBD | % |
| | Tankarana cakki, amga cakarana | Vcc = 2.7 V to 5.5 V -40°C ≤ Topr ≤ 85°C | TBD | _ | TBD | % |
| | | Vcc = 2.2 V to 5.5 V -20°C ≤ Topr ≤ 85°C | TBD | _ | TBD | % |
| | | Vcc = 2.2 V to 5.5 V -40°C ≤ Topr ≤ 85°C | TBD | = | TBD | % |
| | | Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C | TBD | = | TBD | % |
| | | Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C | TBD | - | TBD | % |
| _ | Oscillation stability time | Vcc = 5.0 V, Topr = 25°C | = | TBD | TBD | μS |
| = | Self power consumption at oscillation | Vcc = 5.0 V, Topr = 25°C | - | TBD | - | μА |

- 1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This indicates the precision error for the frequency set to fOCO40M.
- 3. These values are not guaranteed.
- 4. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 33.14 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | | Unit | | |
|--------|--|--|------|------|------|-------|
| Symbol | r alametel | Condition | Min. | Тур. | Max. | Offic |
| fOCO-S | Low-speed on-chip oscillator frequency | | 60 | 125 | 250 | kHz |
| _ | Oscillation stability time | Vcc = 5.0 V, Topr = 25°C | - | 10 | 100 | μS |
| _ | Self power consumption at oscillation | $VCC = 5.0 \text{ V}, \text{ Topr} = 25^{\circ}\text{C}$ | - | 1 | _ | μА |

Note:

1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 33.15 Power Supply Circuit Timing Characteristics

| Svmbol | Parameter | Condition | Standard | | | Unit |
|----------|---|-----------|----------|------|------|-------|
| Syllibol | r alametel | Condition | Min. | Тур. | Max. | OTILL |
| td(P-R) | Time for internal power supply stabilization during power-on ⁽²⁾ | | = | = | TBD | μS |
| td(R-S) | STOP exit time ⁽³⁾ | | - | - | TBD | μS |

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and T_{opr} = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

Table 33.16 Timing Requirements of Clock Synchronous Serial I/O with Chip Select (1)

| Cumbal | Parameter | | Conditions | | Stand | ard | Unit |
|--------|------------------------|----------------------|---------------------|------------|-------|---------------|----------|
| Symbol | | | Conditions | Min. | Тур. | Max. | Offic |
| tsucyc | SSCK clock cycle time | е | | 4 | = | = | tcyc (2) |
| tHI | SSCK clock "H" width | SSCK clock "H" width | | 0.4 | _ | 0.6 | tsucyc |
| tLO | SSCK clock "L" width | | | 0.4 | 1 | 0.6 | tsucyc |
| trise | SSCK clock rising | Master | | = | = | 1 | tcyc (2) |
| | time | Slave | | = | = | 1 | μS |
| tFALL | SSCK clock falling | Master | | = | = | 1 | tcyc (2) |
| | time | Slave | | - | 1 | 1 | μS |
| tsu | SSO, SSI data input s | etup time | | 100 | - | = | ns |
| tH | SSO, SSI data input h | nold time | | 1 | = | = | tcyc (2) |
| tLEAD | SCS setup time | Slave | | 1tcyc + 50 | _ | _ | ns |
| tlag | SCS hold time | Slave | | 1tcyc + 50 | - | = | ns |
| top | SSO, SSI data output | delay time | | - | - | 1 | tcyc (2) |
| tsa | SSI slave access time |) | 2.7 V ≤ Vcc ≤ 5.5 V | - | - | 1.5tcyc + 100 | ns |
| | | | 1.8 V ≤ Vcc < 2.7 V | - | - | 1.5tcyc + 200 | ns |
| tor | SSI slave out open tir | ne | 2.7 V ≤ Vcc ≤ 5.5 V | = | = | 1.5tcyc + 100 | ns |
| | | | 1.8 V ≤ Vcc < 2.7 V | = | - | 1.5tcyc + 200 | ns |

^{1.} Vcc = 1.8 to 5.5 V, Vss = 0 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

^{2.} 1tcyc = 1/f1(s)




Figure 33.4 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)




Figure 33.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)




Figure 33.6 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous **Communication Mode)**

| Cumbal | Parameter | Condition | St | andard | | Unit |
|--------|---|-----------|------------------|--------|-----------|------|
| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
| tscl | SCL input cycle time | | 12tcyc + 600 (2) | = | - | ns |
| tsclh | SCL input "H" width | | 3tcyc + 300 (2) | = | - | ns |
| tscll | SCL input "L" width | | 5tcyc + 500 (2) | = | - | ns |
| tsf | SCL, SDA input fall time | | = | = | 300 | ns |
| tsp | SCL, SDA input spike pulse rejection time | | - | _ | 1tcyc (2) | ns |
| tBUF | SDA input bus-free time | | 5tcyc (2) | = | - | ns |
| tstah | Start condition input hold time | | 3tcyc (2) | = | - | ns |
| tstas | Retransmit start condition input setup time | | 3tcyc (2) | = | - | ns |
| tSTOP | Stop condition input setup time | | 3tcyc (2) | = | - | ns |
| tsdas | Data input setup time | | 1tcyc + 20 (2) | - | _ | ns |
| tsdah | Data input hold time | | 0 | - | - | ns |

R8C/33A Group

- 1. Vcc = 1.8 to 5.5 V, Vss = 0 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. 1 tcyc = 1/f1(s)




Figure 33.7 I/O Timing of I²C bus Interface

Table 33.18 Electrical Characteristics (1) [Vcc = 5 V]

| Symbol | Parameter | | Condition | | Standard | | | Unit |
|---------|---------------------|---|---------------------|--------------|-----------|------|------|------|
| | | | | | Min. | Тур. | Max. | Unit |
| Vон | Output "H" voltage | | Drive capacity High | Iон = -20 mA | Vcc - 2.0 | _ | Vcc | V |
| | | | Drive capacity Low | Iон = −5 mA | Vcc - 2.0 | _ | Vcc | V |
| Vol | Output "L" voltage | | Drive capacity High | IoL = 20 mA | - | _ | 2.0 | V |
| | | | Drive capacity Low | IoL = 5 mA | = | - | 2.0 | V |
| VT+-VT- | Hysteresis | INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO | | | 0.1 | 0.5 | _ | V |
| | | RESET | | | 0.1 | 1.0 | _ | V |
| Iн | Input "H" current | | VI = 5 V | | - | _ | 5.0 | μА |
| lı∟ | Input "L" current | | VI = 0 V | | = | - | -5.0 | μΑ |
| RPULLUP | Pull-up resistance | | VI = 0 V | | 30 | 50 | 167 | kΩ |
| RfXIN | Feedback resistance | XIN | | | = | 1.0 | = | ΜΩ |
| Rfxcin | Feedback resistance | XCIN | | | = | 18 | - | ΜΩ |
| VRAM | RAM hold voltage | | During stop mode | | 1.8 | - | _ | V |

^{1.} VCC = 4.2 to 5.5 V at $T_{OPT} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 33.19 Electrical Characteristics (2) [Vcc = 5 V] (Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.)


| Symbol | Parameter | Condition | | | Standard | | | |
|--------|--|------------------------------------|--|------|----------|------|----|--|
| , | | | | Min. | Тур. | Max. | | |
| lcc | Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | | 6.5 | 20 | mA | |
| | | | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | _ | 5.3 | 16 | mA | |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | _ | 3.5 | _ | mA | |
| | | | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 2.5 | _ | mA | |
| | | | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 2.1 | _ | mA | |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 1.5 | _ | mA | |
| | | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division | _ | 6.5 | TBD | mA | |
| | | | XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 2.5 | = | mA | |
| | | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 1 | _ | 50 | 400 | μА | |
| | | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR27 = 1, VCA20 = 1 | _ | 60 | 400 | μА | |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 1 | | 30 | _ | μА | |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | - | 15 | TBD | μА | |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | - | 4 | TBD | μА | |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | - | 3.5 | - | μА | |
| | | Stop mode | XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | _ | 2.0 | TBD | μА | |
| | | | XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | _ | 5.0 | _ | μА | |

Timing Requirements

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at $Topr = 25^{\circ}C$) [Vcc = 5 V]

Table 33.20 XIN Input, XCIN Input


| Symbol | Parameter | | Standard | | |
|-----------|-----------------------|------|----------|------|--|
| | raianietei | Min. | Max. | Unit | |
| tc(XIN) | XIN input cycle time | 50 | = | ns | |
| twh(xin) | XIN input "H" width | 24 | = | ns | |
| tWL(XIN) | XIN input "L" width | 24 | = | ns | |
| tc(XCIN) | XCIN input cycle time | 14 | = | μS | |
| twh(xcin) | XCIN input "H" width | 7 | = | μS | |
| tWL(XCIN) | XCIN input "L" width | 7 | - | μS | |



XIN Input and XCIN Input Timing Diagram when Vcc = 5 V Figure 33.8

Table 33.21 TRAIO Input

| Symbol | Parameter | | Standard | | |
|------------|------------------------|-----|----------|------|--|
| | | | Max. | Unit | |
| tc(TRAIO) | TRAIO input cycle time | 100 | = | ns | |
| twh(traio) | TRAIO input "H" width | 40 | - | ns | |
| twl(traio) | TRAIO input "L" width | 40 | = | ns | |



TRAIO Input Timing Diagram when Vcc = 5 V Figure 33.9

Table 33.22 Serial Interface

| Symbol | Parameter | | Standard | | |
|----------|------------------------|------|----------|------|--|
| Symbol | Falanielei | Min. | Max. | Unit | |
| tc(CK) | CLKi input cycle time | 200 | - | ns | |
| tW(CKH) | CLKi input "H" width | 100 | - | ns | |
| tW(CKL) | CLKi input "L" width | 100 | - | ns | |
| td(C-Q) | TXDi output delay time | - | 50 | ns | |
| th(C-Q) | TXDi hold time | 0 | = | ns | |
| tsu(D-C) | RXDi input setup time | 50 | = | ns | |
| th(C-D) | RXDi input hold time | 90 | = | ns | |

i = 0 to 2





Figure 33.10 Serial Interface Timing Diagram when Vcc = 5 V

External Interrupt $\overline{\text{INTi}}$ (i = 0, 1, 3) Input, Key Input Interrupt $\overline{\text{Kli}}$ (i = 0 to 3) **Table 33.23**

| Symbol | Parameter | Stan | dard | Unit |
|---------|---|--------------------|------|-------|
| Symbol | Falanielei | Min. | Max. | Offic |
| tW(INH) | INTO input "H" width, Kli input "H" width | 250 (1) | - | ns |
| tw(INL) | INTO input "L" width, Kli input "L" width | 250 ⁽²⁾ | - | ns |

Notes:

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.



Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V **Figure 33.11**

| Cymbol | Parameter | | Conditio | n | S | Unit | | |
|---------|---------------------|---|---------------------|-------------|-----------|------|------|------|
| Symbol | Para | imeter | Conditio | n . | Min. | Тур. | Max. | Onit |
| Voн | Output "H" voltage | | Drive capacity High | lон = −5 mA | Vcc - 0.5 | = | Vcc | V |
| | | | Drive capacity Low | Iон = −1 mA | Vcc - 0.5 | = | Vcc | V |
| Vol | Output "L" voltage | | Drive capacity High | IoL = 5 mA | = | - | 0.5 | V |
| | | | Drive capacity Low | IoL = 1 mA | = | - | 0.5 | V |
| VT+-VT- | Hysteresis | INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, RXD1, CLKO, CLK1, CLK2, SSI, SCL, SDA, SSO RESET | | | 0.1 | 0.3 | _ | V V |
| Iн | Input "H" current | KLOLI | VI = 3 V | | | | 4.0 | μА |
| IIL | Input "L" current | | VI = 0 V | | _ | _ | -4.0 | μΑ |
| RPULLUP | Pull-up resistance | | | | 66 | 160 | 500 | kΩ |
| RfXIN | Feedback resistance | XIN | | | _ | 3.0 | _ | MΩ |
| RfXCIN | Feedback resistance | XCIN | | | - | 18 | - | МΩ |
| VRAM | RAM hold voltage | | During stop mode | | 1.8 | - | _ | V |

Note:

^{1.} Vcc =2.7 to 3.3 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 33.25 Electrical Characteristics (4) [Vcc = 3 V] (Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.)

33. Electrical Characteristics

| Symbol | Parameter | Condition | | ; | Standar | d | Unit |
|--------|--|---|--|------|---------|------|-------|
| Symbol | Farameter | | Condition | Min. | Тур. | Max. | Offic |
| Icc | Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, | High-speed clock mode | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | I | 3.5 | _ | mA |
| | other pins are Vss | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | 1 | 1.5 | _ | mA |
| | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division | | 5.5 | TBD | mA | |
| | mode | XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | - | 1.5 | _ | mA | |
| | | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 1 | - | 50 | 400 | μА |
| | | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR27 = 1, VCA20 = 1 | - | 60 | 400 | μА |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 1 | = | 30 | _ | μА |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | - | 15 | TBD | μА |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | _ | 4 | TBD | μА |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | - | 3.5 | - | μА |
| | | Stop mode | XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | - | 2.0 | TBD | μА |
| | | | XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | - | 5.0 | - | μА |

Timing requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at $Topr = 25^{\circ}C$) [Vcc = 3 V]

Table 33.26 XIN Input, XCIN Input

| Symbol | Parameter | | Standard | | |
|-----------|-----------------------|------|----------|------|--|
| | raianietei | Min. | Max. | Unit | |
| tc(XIN) | XIN input cycle time | 100 | = | ns | |
| twh(xin) | XIN input "H" width | 40 | = | ns | |
| tWL(XIN) | XIN input "L" width | 40 | = | ns | |
| tc(XCIN) | XCIN input cycle time | 14 | = | μS | |
| twh(xcin) | XCIN input "H" width | 7 | = | μS | |
| tWL(XCIN) | XCIN input "L" width | 7 | - | μS | |




Figure 33.12 XIN Input and XCIN Input Timing Diagram when Vcc = 3 V

Table 33.27 TRAIO Input

| Symbol | Parameter | | Standard | | |
|------------|------------------------|-----|----------|------|--|
| | | | Max. | Unit | |
| tc(TRAIO) | TRAIO input cycle time | 300 | = | ns | |
| twh(traio) | TRAIO input "H" width | 120 | = | ns | |
| tWL(TRAIO) | TRAIO input "L" width | 120 | - | ns | |





Figure 33.13 TRAIO Input Timing Diagram when Vcc = 3 V

Table 33.28 Serial Interface

| Symbol | Parameter | | Standard | | |
|----------|------------------------|------|----------|------|--|
| Symbol | raianietei | Min. | Max. | Unit | |
| tc(CK) | CLKi input cycle time | 300 | = | ns | |
| tw(ckh) | CLKi input "H" width | 150 | = | ns | |
| tW(CKL) | CLKi Input "L" width | 150 | - | ns | |
| td(C-Q) | TXDi output delay time | - | 80 | ns | |
| th(C-Q) | TXDi hold time | 0 | - | ns | |
| tsu(D-C) | RXDi input setup time | 70 | = | ns | |
| th(C-D) | RXDi input hold time | 90 | = | ns | |

i = 0 to 2



Serial Interface Timing Diagram when Vcc = 3 V **Figure 33.14**

Table 33.29 External Interrupt $\overline{\text{INTi}}$ (i = 0, 1, 3) Input, Key Input Interrupt $\overline{\text{Kli}}$ (i = 0 to 3)

| Symbol | Parameter | | Standard | | |
|---------|---|---------|----------|------|--|
| | Falanielei | Min. | Max. | Unit | |
| tW(INH) | INTO input "H" width, Kli input "H" width | 380 (1) | - | ns | |
| tW(INL) | INTO input "L" width, Kli input "L" width | 380 (2) | - | ns | |

Notes:

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 33.15 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

Table 33.30 Electrical Characteristics (5) [Vcc = 2.2 V]

| Cumbal | Doro | meter | Conditio | | S | Unit | | | |
|---------|---------------------|---|---------------------|--------------|---------------|------|------|-----|--|
| Symbol | Para | meter | Conditio | ori | Min. Typ. Max | | Max. | | |
| Vон | Output "H" voltage | | Drive capacity High | IOH = -2 mA | Vcc - 0.5 | _ | Vcc | V | |
| | | | Drive capacity Low | IOH = -1 mA | Vcc - 0.5 | - | Vcc | V | |
| Vol | Output "L" voltage | | Drive capacity High | IoL = 2 mA | = | - | 0.5 | V | |
| | | | Drive capacity Low | IOL = 1 mA | = | - | 0.5 | V | |
| VT+-VT- | Hysteresis | INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO | | | 0.05 | 0.3 | _ | V V | |
| Іін | Innut "I I" ourrent | RESET | VI = 1.8 V | | | | 4.0 | - | |
| | Input "H" current | | | | _ | - | 4.0 | μΑ | |
| lıL | Input "L" current | | VI = 0 V | | _ | - | -4.0 | μΑ | |
| RPULLUP | Pull-up resistance | Pull-up resistance | | | 100 | 200 | 600 | kΩ | |
| RfXIN | Feedback resistance | XIN | | | = | 5 | = | ΜΩ | |
| RfXCIN | Feedback resistance | XCIN | | | = | 35 | = | ΜΩ | |
| VRAM | RAM hold voltage | | During stop mode | | 1.8 | - | - | V | |

Note:

^{1.} Vcc = 1.8 V at $T_{opr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / $-40 \text{ to } 85^{\circ}\text{C}$ (D version), f(XIN) = 5 MHz, unless otherwise specified.

Electrical Characteristics (6) [Vcc = 2.2 V] **Table 33.31** (Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.)


| Symbol | Parameter | Condition | | | Standar | | Unit | |
|--------|--|--|---|------|---------|------|-------|--|
| • | i arameter | Condition | | Min. | Тур. | Max. | Offic | |
| Icc | Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open, | High-speed clock mode | XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | = | 2.2 | = | mA | |
| | other pins are Vss | | XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 0.8 | _ | mA | |
| | | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division | _ | 4 | - | mA | |
| | | mode | XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 1.7 | _ | mA | |
| | | Low-speed on- chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 1 | = | 50 | 300 | μА | |
| | | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR27 = 1, VCA20 = 1 | = | 60 | 350 | μА | |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 1 | = | 30 | _ | μА | |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | = | 15 | TBD | μА | |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | - | 4 | TBD | μА | |
| | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripl clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 | High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed | - | 3.5 | - | μА | | |
| | | Stop mode | XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | - | 2.0 | TBD | μА | |
| | | | XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | - | 5.0 | - | μА | |

Timing requirements

(Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at $Topr = 25^{\circ}C$) [Vcc = 2.2 V]

Table 33.32 XIN Input, XCIN Input

| Symbol | Parameter | | Standard | | |
|-----------|-----------------------|-----|----------|------|--|
| | | | Max. | Unit | |
| tc(XIN) | XIN input cycle time | 200 | - | ns | |
| twh(xin) | XIN input "H" width | 90 | - | ns | |
| tWL(XIN) | XIN input "L" width | 90 | - | ns | |
| tc(XCIN) | XCIN input cycle time | 14 | - | μS | |
| tWH(XCIN) | XCIN input "H" width | 7 | - | μS | |
| tWL(XCIN) | XCIN input "L" width | 7 | _ | μS | |



XIN Input and XCIN Input Timing Diagram when Vcc = 2.2 V **Figure 33.16**

Table 33.33 TRAIO Input

| Symbol | Parameter | Standard | | Unit | |
|--------------------|------------------------|----------|------|-------|--|
| Symbol Parameter — | | Min. | Max. | Offic | |
| tc(TRAIO) | TRAIO input cycle time | 500 | - | ns | |
| tWH(TRAIO) | TRAIO input "H" width | = | ns | | |
| tWL(TRAIO) | TRAIO input "L" width | 200 | - | ns | |




Figure 33.17 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 33.34 Serial Interface

| Symbol | Parameter | | Standard | |
|----------|------------------------|-----|----------|------|
| | | | Max. | Unit |
| tc(CK) | CLKi input cycle time | 800 | - | ns |
| tW(CKH) | CLKi input "H" width | 400 | - | ns |
| tW(CKL) | CLKi input "L" width | 400 | = | ns |
| td(C-Q) | TXDi output delay time | = | 200 | ns |
| th(C-Q) | TXDi hold time | 0 | = | ns |
| tsu(D-C) | RXDi input setup time | 150 | = | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

i = 0 to 2



Serial Interface Timing Diagram when Vcc = 2.2 V **Figure 33.18**

External Interrupt $\overline{\text{INTi}}$ (i = 0, 1, 3) Input, Key Input Interrupt $\overline{\text{Kli}}$ (i = 0 to 3) **Table 33.35**

| Symbol | Symbol Parameter — | | Standard | |
|---------|---|----------|----------|------|
| Symbol | | | Max. | Unit |
| tW(INH) | INTO input "H" width, Kli input "H" width | 1000 (1) | - | ns |
| tW(INL) | INTO input "L" width, KIi input "L" width | - | ns | |

Notes:

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 33.19 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

34. Usage Notes

34.1 **Notes on Clock Generation Circuit**

34.1.1 Stop Mode

To enter stop mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then the CM10 bit in the CM1 register to 1 (stop mode). An instruction queue pre-reads 4 bytes from the instruction which sets the CM10 bit to 1 (stop mode) and the program stops.

Insert at least four NOP instructions following the JMP.B instruction after the instruction which sets the CM10 bit to 1.

• Program example to enter stop mode

; CPU rewrite mode disabled 1,FMR0 BCLR **BSET** 0,PRCR ; Protect disabled **FSET** Ι ; Enable interrupt BSET 0,CM1 ; Stop mode JMP.B LABEL_001 LABEL 001: NOP NOP **NOP NOP**

34.1.2 **Wait Mode**

To enter wait mode with the WAIT instruction, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then execute the WAIT instruction. An instruction queue pre-reads 4 bytes from the WAIT instruction and the program stops. Insert at least four NOP instructions after the WAIT instruction.

• Program example to execute the WAIT instruction

; CPU rewrite mode disabled **BCLR** 1,FMR0 **FSET** Ι ; Enable interrupt WAIT ; Wait mode **NOP NOP** NOP **NOP**

34.1.3 Oscillation Stop Detection Function

Since the oscillation stop detection function cannot be used if the XIN clock frequency is below 2 MHz, set bits OCD1 to OCD0 to 00b.

34.1.4 **Oscillation Circuit Constants**

Consult the oscillator manufacturer to determine the optimal oscillation circuit constants for the user system. To use the MCU with supply voltage below VCC = 2.7 V, it is recommended to set the CM11 bit in the CM1 register to 1 (on-chip feedback resistor disabled) and connect the feedback resistor to the chip externally.

34.2 **Notes on Interrupts**

34.2.1 Reading Address 00000h

Do not read address 00000h by a program. When a maskable interrupt request is acknowledged, the CPU reads interrupt information (interrupt number and interrupt request level) from 00000h in the interrupt sequence. At this time, the IR bit for the acknowledged interrupt is set to 0.

If address 00000h is read by a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to 0. This may cause the interrupt to be canceled, or an unexpected interrupt to be generated.

34.2.2 SP Setting

Set a value in the SP before an interrupt is acknowledged. The SP is set to 0000h after a reset. If an interrupt is acknowledged before setting a value in the SP, the program may run out of control.

34.2.3 **External Interrupt and Key Input Interrupt**

Either the "L" level width or "H" level width shown in the Electrical Characteristics is required for the signal input to pins $\overline{INT0}$, $\overline{INT1}$, $\overline{INT3}$ and pins $\overline{KI0}$ to $\overline{KI3}$, regardless of the CPU clock.


For details, refer to **Table 33.23** (VCC = 5V), **Table 33.29** (VCC = 3V), **Table 33.35** (VCC = 2.2V) **External** Interrupt \overline{INTi} (i = 0, 1, 3) Input, Key Input Interrupt KIi (i = 0 to 3).

34.2.4 **Changing Interrupt Sources**

The IR bit in the interrupt control register may be set to 1 (interrupt requested) when the interrupt source changes. To use an interrupt, set the IR bit to 0 (no interrupt requested) after changing interrupt sources.

Changing interrupt sources as referred to here includes all factors that change the source, polarity, or timing of the interrupt assigned to a software interrupt number. Therefore, if a mode change of a peripheral function involves the source, polarity, or timing of an interrupt, set the IR bit to 0 (no interrupt requested) after making these changes. Refer to the descriptions of the individual peripheral functions for related interrupts.

Figure 34.1 shows a Procedure Example for Changing Interrupt Sources.



- 1. The above settings must be executed individually. Do not execute two or more settings simultaneously (using one instruction).
- 2. To prevent interrupt requests from being generated disable the peripheral function before changing the interrupt source. In this case, use the I flag if all maskable interrupts can be disabled.
 - If all maskable interrupts cannot be disabled, use bits ILVL0 to ILVL2 for the interrupt whose source is to be changed.
- 3. Refer to 11.8.5 Rewriting Interrupt Control Register for the instructions to use and related notes.

Figure 34.1 **Procedure Example for Changing Interrupt Sources**

34.2.5 **Rewriting Interrupt Control Register**

- (a) The contents of the interrupt control register can be rewritten only while no interrupt requests corresponding to that register are generated. If an interrupt request may be generated, disable the interrupt before rewriting the contents of the interrupt control register.
- (b) When rewriting the contents of the interrupt control register after disabling the interrupt, be careful to choose appropriate instructions.

Changing any bit other than the IR bit

If an interrupt request corresponding to the register is generated while executing the instruction, the IR bit may not be set to 1 (interrupt requested), and the interrupt may be ignored. If this causes a problem, use one of the following instructions to rewrite the contents of the register: AND, OR, BCLR, and BSET.

Changing the IR bit

Depending on the instruction used, the IR bit may not be set to 0 (no interrupt requested). Use the MOV instruction to set the IR bit to 0.

(c) When using the I flag to disable an interrupt, set the I flag as shown in the sample programs below. Refer to (b) regarding rewriting the contents of interrupt control registers using the sample programs.

Examples 1 to 3 shows how to prevent the I flag from being set to 1 (interrupts enabled) before the contents of the interrupt control register are rewritten for the effects of the internal bus and the instruction queue buffer.

Example 1: Use the NOP instructions to pause program until the interrupt control register is rewritten

INT SWITCH1:

FCLR ; Disable interrupts

AND.B #00H,0056H ; Set the TRAIC register to 00h

NOP

NOP

FSET I ; Enable interrupts

Example 2: Use a dummy read to delay the FSET instruction

INT SWITCH2:

FCLR I ; Disable interrupts

AND.B #00H.0056H ; Set the TRAIC register to 00h

MOV.W MEM,R0 ; Dummy read **FSET** ; Enable interrupts

Example 3: Use the POPC instruction to change the I flag

INT_SWITCH3:

PUSHC FLG

FCLR ; Disable interrupts

AND.B #00H.0056H ; Set the TRAIC register to 00h

POPC FLG; Enable interrupts

34.3 **Notes on ID Code Areas**

34.3.1 **Setting Example of ID Code Areas**

As the ID code areas are allocated in the flash memory (not in the SFRs), they cannot be rewritten by executing an instruction. Write appropriate values when creating a program. The following shows a setting example.

• To set 55h in all of the ID code areas

.org 00FFDCH

.lword dummy | (55000000h) ; UND .lword dummy | (55000000h)

.lword dummy; BREAK

.lword dummy | (55000000h) ; ADDRESS MATCH .lword dummy | (55000000h) ; SET SINGLE STEP

.lword dummy | (55000000h) ; WDT

.lword dummy | (55000000h) ; ADDRESS BREAK

.lword dummy | (55000000h) ; RESERVE

(Programming formats vary depending on the compiler. Check the compiler manual.)

34.4 **Notes on Option Function Select Area**

34.4.1 **Setting Example of Option Function Select Area**

As the option function select area is allocated in the flash memory (not in the SFRs), they cannot be rewritten by executing an instruction. Write appropriate values when creating a program. The following shows a setting example.

• To set FFh in the OFS register

.org 00FFFCH

.lword reset | (0FF000000h) ; RESET

(Programming formats vary depending on the compiler. Check the compiler manual.)

34.5 **Notes on DTC**

34.5.1 **DTC** activation source

- Do not generate any DTC activation sources before entering wait mode or during wait mode.
- Do not generate any DTC activation sources before entering stop mode or during stop mode.

34.5.2 DTCENi Registers (i = 0 to 3, 5, 6)

- Modify bits DTCENi0 to DTCENi7 only while an interrupt request corresponding to the bit is not generated.
- When the interrupt source flag in the status register for the peripheral function is 1, do not modify the corresponding activation source bit among bits DTCENi0 to DTCENi7.
- Do not access the DTCENi registers using DTC transfers.

34.5.3 **Peripheral Modules**

- Do not set the status register bit for the peripheral function to 0 using a DTC transfer.
- When the DTC activation source is I2C bus/SSU receive data full, read the SSRDR register/the ICDRR register using a DTC transfer.
- When the DTC activation source is I²C bus/SSU transmit data empty, write to the SSTDR register/the ICDRT register using a DTC transfer.

Notes on Timer RA 34.6

- Timer RA stops counting after a reset. Set the values in the timer RA and timer RA prescalers before the count starts.
- Even if the prescaler and timer RA are read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In pulse period measurement mode, bits TEDGF and TUNDF in the TRACR register can be set to 0 by writing 0 to these bits by a program. However, these bits remain unchanged if 1 is written. When using the READ-MODIFY-WRITE instruction for the TRACR register, the TEDGF or TUNDF bit may be set to 0 although these bits are set to 1 while the instruction is being executed. In this case, write 1 to the TEDGF or TUNDF bit which is not supposed to be set to 0 with the MOV instruction.
- When changing to pulse period measurement mode from another mode, the contents of bits TEDGF and TUNDF are undefined. Write 0 to bits TEDGF and TUNDF before the count starts.
- The TEDGF bit may be set to 1 by the first timer RA prescaler underflow generated after the count starts.
- When using the pulse period measurement mode, leave two or more periods of the timer RA prescaler immediately after the count starts, then set the TEDGF bit to 0.
- The TCSTF bit retains 0 (count stops) for 0 to 1 cycle of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.
 - During this time, do not access registers associated with timer RA (1) other than the TCSTF bit. Timer RA starts counting at the first valid edge of the count source after The TCSTF bit is set to 1 (during count).
 - The TCSTF bit remains 1 for 0 to 1 cycle of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RA counting is stopped when the TCSTF bit is set to 0.
 - During this time, do not access registers associated with timer RA (1) other than the TCSTF bit.

Note:

- 1. Registers associated with timer RA: TRACR, TRAIOC, TRAMR, TRAPRE, and TRA.
- When the TRAPRE register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source clock for each write interval.
- When the TRA register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.

34.7 Notes on Timer RB

- Timer RB stops counting after a reset. Set the values in the timer RB and timer RB prescalers before the count starts.
- Even if the prescaler and timer RB is read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In programmable one-shot generation mode and programmable wait one-shot generation mode, when setting the TSTART bit in the TRBCR register to 0, 0 (stops counting) or setting the TOSSP bit in the TRBOCR register to 1 (stops one-shot), the timer reloads the value of reload register and stops. Therefore, in programmable one-shot generation mode and programmable wait one-shot generation mode, read the timer count value before the timer stops.
- The TCSTF bit remains 0 (count stops) for 1 to 2 cycles of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

During this time, do not access registers associated with timer RB ⁽¹⁾ other than the TCSTF bit. Timer RB starts counting at the first valid edge of the count source after the TCSTF bit is set to 1 (during count).

The TCSTF bit remains 1 for 1 to 2 cycles of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RB counting is stopped when the TCSTF bit is set to 0.

During this time, do not access registers associated with timer RB (1) other than the TCSTF bit.

Note:

- 1. Registers associated with timer RB: TRBCR, TRBOCR, TRBIOC, TRBMR, TRBPRE, TRBSC, and TRBPR.
- If the TSTOP bit in the TRBCR register is set to 1 during timer operation, timer RB stops immediately.
- If 1 is written to the TOSST or TOSSP bit in the TRBOCR register, the value of the TOSSTF bit changes after one or two cycles of the count source have elapsed. If the TOSSP bit is written to 1 during the period between when the TOSST bit is written to 1 and when the TOSSTF bit is set to 1, the TOSSTF bit may be set to either 0 or 1 depending on the content state. Likewise, if the TOSST bit is written to 1 during the period between when the TOSSP bit is written to 1 and when the TOSSTF bit is set to 0, the TOSSTF bit may be set to either 0 or 1.

34.7.1 Timer Mode

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

34.7.2 Programmable Waveform Generation Mode

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

34.7.3 Programmable One-shot Generation Mode

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.

Programmable Wait One-shot Generation Mode 34.7.4

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

34.8 **Notes on Timer RC**

34.8.1 **TRC Register**

• The following note applies when the CCLR bit in the TRCCR1 register is set to 1 (clear TRC register at compare match with TRCGRA register).

When using a program to write a value to the TRC register while the TSTART bit in the TRCMR register is set to 1 (count starts), ensure that the write does not overlap with the timing with which the TRC register is set to 0000h.

If the timing of the write to the TRC register and the setting of the TRC register to 0000h coincide, the write value will not be written to the TRC register and the TRC register will be set to 0000h.

• Reading from the TRC register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

Program Example MOV.W #XXXXh, TRC ;Write

> JMP.B L1 :JMP.B instruction

L1: MOV.W TRC.DATA :Read

34.8.2 TRCSR Register

Reading from the TRCSR register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

Program Example MOV.B #XXh, TRCSR :Write

> JMP.B ;JMP.B instruction I.1

TRCSR,DATA L1: MOV.B :Read

34.8.3 **TRCCR1** Register

To set bits TCK2 to TCK0 in the TRCCR1 register to 111b (fOCO-F), set fOCO-F to the clock frequency higher than the CPU clock frequency.

Count Source Switching 34.8.4

• Stop the count before switching the count source.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- After switching the count source from fOCO40M to another clock, allow a minimum of two cycles of f1 to elapse after changing the clock setting before stopping fOCO40M.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- (3) Wait for a minimum of two cycles of f1.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).

• After switching the count source from fOCO-F to fOCO40M, allow a minimum of two cycles of fOCO-F to elapse after changing the clock setting before stopping fOCO-F.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- (3) Wait for a minimum of two cycles of fOCO-F.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).
- After switching the count source from fOCO-F to a clock other than fOCO40M, allow a minimum of one cycle of fOCO-F + fOCO40M to elapse after changing the clock setting before stopping fOCO-F. Switching procedure
- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- (3) Wait for a minimum of one cycle of fOCO-F + fOCO40M.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).

34.8.5 Input Capture Function

- The pulse width of the input capture signal should be three cycles or more of the timer RC operation clock (refer to Table 19.1 Timer RC Operation Clock).
- The value of the TRC register is transferred to the TRCGRj register one or two cycles of the timer RC operation clock after the input capture signal is input to the TRCIOj (j = A, B, C, or D) pin (when the digital filter function is not used).

34.8.6 TRCMR Register in PWM2 Mode

When the CSEL bit in the TRCCR2 register is set to 1 (count stops at compare match with the TRCGRA register), do not set the TRCMR register at compare match timing of registers TRC and TRCGRA.

34.8.7 Count Source fOCO40M

The count source fOCO40M can be used with supply voltage VCC = 2.7 to 5.5 V. For supply voltage other than that, do not set bits TCK2 to TCK0 in the TRCCR1 register to 110b (select fOCO40M as the count source).

34.9 **Notes on Timer RE**

34.9.1 Starting and Stopping Count

Timer RE has the TSTART bit for instructing the count to start or stop, and the TCSTF bit, which indicates count start or stop. Bits TSTART and TCSTF are in the TRECR1 register.

Timer RE starts counting and the TCSTF bit is set to 1 (count starts) when the TSTART bit is set to 1 (count starts). It takes up to 2 cycles of the count source until the TCSTF bit is set to 1 after setting the TSTART bit to 1. During this time, do not access registers associated with timer RE (1) other than the TCSTF bit.

Also, timer RE stops counting when setting the TSTART bit to 0 (count stops) and the TCSTF bit is set to 0 (count stops). It takes the time for up to 2 cycles of the count source until the TCSTF bit is set to 0 after setting the TSTART bit to 0. During this time, do not access registers associated with timer RE other than the TCSTF bit.

Note:

1. Registers associated with timer RE: TRESEC, TREMIN, TREHR, TREWK, TRECR1, TRECR2, and TRECSR.

Register Setting 34.9.2

Write to the following registers or bits when timer RE is stopped.

- Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2
- Bits H12_H24, PM, and INT in TRECR1 register
- Bits RCS0 to RCS3 in TRECSR register

Timer RE is stopped when bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer RE stopped).

Also, set all above-mentioned registers and bits (immediately before timer RE count starts) before setting the TRECR2 register.

Figure 34.2 shows a Setting Example in Real-Time Clock Mode.




Figure 34.2 **Setting Example in Real-Time Clock Mode**

Time Reading Procedure of Real-Time Clock Mode 34.9.3

In real-time clock mode, read registers TRESEC, TREMIN, TREHR, and TREWK when time data is updated and read the PM bit in the TRECR1 register when the BSY bit is set to 0 (not while data is updated).

Also, when reading several registers, an incorrect time will be read if data is updated before another register is read after reading any register.

In order to prevent this, use the reading procedure shown below.

• Using an interrupt

Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register in the timer RE interrupt routine.

• Monitoring with a program 1

Monitor the IR bit in the TREIC register with a program and read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the IR bit in the TREIC register is set to 1 (timer RE interrupt request generated).

- Monitoring with a program 2
- (1) Monitor the BSY bit.
- (2) Monitor until the BSY bit is set to 0 after the BSY bit is set to 1 (approximately 62.5 ms while the BSY bit
- (3) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the BSY bit is set to 0.
- Using read results if they are the same value twice
- (1) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register.
- (2) Read the same register as (1) and compare the contents.
- (3) Recognize as the correct value if the contents match. If the contents do not match, repeat until the read contents match with the previous contents.

Also, when reading several registers, read them as continuously as possible.

34.10 Notes on Serial Interface (UARTi (i = 0 or 1))

• When reading data from the UiRB (i = 0 or 1) register either in clock synchronous serial I/O mode or in clock asynchronous serial I/O mode, always read data in 16-bit units.

When the high-order byte of the UiRB register is read, bits PER and FER in the UiRB register and the RI bit in the UiC1 register are set to 0.

To check receive errors, read the UiRB register and then use the read data.

Program example to read the receive buffer register:

MOV.W 00A6H,R0 ; Read the U0RB register

• When writing data to the UiTB register in clock asynchronous serial I/O mode with 9-bit transfer data length, write data to the high-order byte first and then the low-order byte, in 8-bit units.

Program example to write to the transmit buffer register:

MOV.B #XXH,00A3H ; Write to the high-order byte of the U0TB register MOV.B #XXH,00A2H ; Write to the low-order byte of the U0TB register

34.11 Notes on Serial Interface (UART2)

34.11.1 Clock Synchronous Serial I/O Mode

34.11.1.1 Transmission/Reception

When the \overline{RTS} function is used with an external clock, the $\overline{RTS2}$ pin outputs "L," which informs the transmitting side that the MCU is ready for a receive operation. The $\overline{RTS2}$ pin outputs "H" when a receive operation starts. Therefore, the transmit timing and receive timing can be synchronized by connecting the $\overline{RTS2}$ pin to the $\overline{CTS2}$ pin of the transmitting side. The \overline{RTS} function is disabled when an internal clock is selected.

34.11.1.2 Transmission

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock).

- The TE bit in the U2C1 register = 1 (transmission enabled)
- The TI bit in the U2C1 register = 0 (data present in the U2TB register)
- If the \overline{CTS} function is selected, input on the $\overline{CTS2}$ pin = "L"

34.11.1.3 Reception

In clock synchronous serial I/O mode, the shift clock is generated by activating the transmitter. Set the UART2-associated registers for transmit operation even if the MCU is used for receive operation only. Dummy data is output from the TXD2 pin while receiving.

When an internal clock is selected, the shift clock is generated by setting the TE bit in the U2C1 register to 1 (transmission enabled) and placing dummy data in the U2TB register. When an external clock is selected, set the TE bit to 1 (transmission enabled), place dummy data in the U2TB register, and input an external clock to the CLK2 pin to generate the shift clock.

If data is received consecutively, an overrun error occurs when the RE bit in the U2C1 register is set to 1 (data present in the U2RB register) and the next receive data is received in the UART2 receive register. Then, the OER bit in the U2RB register is set to 1 (overrun error). At this time, the U2RB register value is undefined. If an overrun error occurs, the IR bit in the S2RIC register remains unchanged.

To receive data consecutively, set dummy data in the low-order byte in the U2TB register per each receive operation.

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit is set to 0, or while the external clock is held low when the CKPOL bit is set to 1.

- The RE bit in the U2C1 register = 1 (reception enabled)
- The TE bit in the U2C1 register = 1 (transmission enabled)
- The TI bit in the U2C1 register = 0 (data present in the U2TB register)

34.11.2 Clock Asynchronous Serial I/O (UART) Mode

34.11.2.1 Transmission/Reception

When the RTS function is used with an external clock, the RTS2 pin outputs "L," which informs the transmitting side that the MCU is ready for a receive operation. The RTS2 pin outputs "H" when a receive operation starts. Therefore, the transmit timing and receive timing can be synchronized by connecting the RTS2 pin to the $\overline{\text{CTS2}}$ pin of the transmitting side. The $\overline{\text{RTS}}$ function is disabled when an internal clock is selected.

34.11.2.2 Transmission

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock).

- The TE bit in the U2C1 register = 1 (transmission enabled)
- The TI bit in the U2C1 register = 0 (data present in the U2TB register)
- If the $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS2}}$ pin = "L"

34.11.3 Special Mode 1 (I²C Mode)

When generating start, stop, and restart conditions, set the STSPSEL bit in the U2SMR4 register to 0 and wait for more than half cycle of the transfer clock before changing each condition generation bit (STAREQ, RSTAREQ, and STPREQ) from 0 to 1.

34.12 Notes on Synchronous Serial Communication Unit

Set the IICSEL bit in the SSUIICSR register to 0 (select SSU function) to use the synchronous serial communication unit function.

34.13 Notes on I²C bus Interface

To use the I²C bus interface, set the IICSEL bit in the SSUIICSR register to 1 (I²C bus interface function selected).

34.14 Notes on Hardware LIN

For the time-out processing of the header and response fields, use another timer to measure the duration of time with a Synch Break detection interrupt as the starting point.

34.15 Notes on A/D Converter

- Write to the ADMOD register, the ADINSEL register, the ADCON0 register (other than ADST bit), the ADCON1 register, the OCVREFCR register when A/D conversion is stopped (before a trigger occurs).
- To use the A/D converter in repeat mode 0, repeat mode 1, or repeat sweep mode, select the frequency of the A/D converter operating clock ϕAD or more for the CPU clock during A/D conversion. Do not select fOCO-F as \$\phi AD.
- Connect 0.1 µF capacitor between the VREF pin and AVSS pin.
- Do not enter stop mode during A/D conversion.
- Do not enter wait mode during A/D conversion regardless of the state of the CM02 bit in the CM0 register (1: Peripheral function clock stops in wait mode or 0: Peripheral function clock does not stop in wait mode).
- Do not set the FMSTP bit in the FMR0 register to 1 (flash memory stops) during A/D conversion.

34.16 Notes on Flash Memory

34.16.1 CPU Rewrite Mode

34.16.1.1 Prohibited Instructions

The following instructions cannot be used while the program ROM area is being rewritten in EW0 mode because they reference data in the flash memory: UND, INTO, and BRK.

34.16.1.2 Non-Maskable Interrupts

Tables 34.1 and 34.2 show CPU Rewrite Mode Interrupts (1) and (2), respectively.

Table 34.1 CPU Rewrite Mode Interrupts (1)

| Mode | Erase/ Write Target | Status | Maskable Interrupt | Address Match Address Break (Note 1) | |
|----------------|---------------------------|---|---|---|--|
| EWO | Data flash | During auto-erasure (suspend enabled) | | | |
| | | During auto-erasure (suspend disabled or FMR22 = 0) | Interrupt handling is executed while auto-era performed. | asure or auto-programming is being | |
| | | During auto-programming | | | |
| | Program ROM | During auto-erasure (suspend enabled) | Usable by allocating a vector in RAM. | Not usable during auto-erasure or auto-programming. | |
| | | During auto-erasure (suspend disabled) | | | |
| | | During auto-programming | | | |
| EW1 Data flash | | During auto-erasure (suspend enabled) | When an interrupt request is acknowledged, If the FMR22 bit is set to 1, the FMR21 bit is suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR2: interrupt handling. The flash memory susper While auto-erasure is being suspended, any erasure execution can be read. Auto-erasure to 0. | automatically set to 1. The flash memory 2 bit is set to 0, set the FMR 21 bit to 1 during nds auto-erasure after td(SR-SUS). block other than the block during auto- | |
| | | During auto-erasure (suspend disabled or FMR22 = 0) | Interrupt handling is executed while auto-era performed. | asure or auto-programming is being | |
| | | During auto-programming | | | |
| | Program ROM | During auto-erasure (suspend enabled) | Auto-erasure suspends after td(SR-SUS) an erasure can be restarted by setting the FMR: While auto-erasure is being suspended, any erasure execution can be read. | 21 bit to 0 after interrupt handling completes. | |
| | | During auto-erasure (suspend disabled or FMR22 = 0) | Auto-erasure and auto-programming have postandby. Interrupt handling is executed after | | |
| | | During auto-programming | | | |

FMR21, FMR22: Bits in FMR2 register

Note:

1. Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.

Table 34.2 CPU Rewrite Mode Interrupts (2)

| Write Target Data flash | Status During auto-erasure (suspend enabled) | Voltage Monitor 2 Voltage Monitor 1 NMI (Note 1) | BRK InstructionSingle Step (Note 1) |
|-------------------------------|---|---|--|
| Data flash | - | M/h an an intermediate service tip polymery declared intermed | |
| | | When an interrupt request is acknowledged, internal of the FMR22 bit is set to 1 (erase-suspend request the FMR21 bit is automatically set to 1 (erase-sussuspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit disabled by interrupt request), set the FMR 21 bit flash memory suspends auto-erasure after td(SR-While auto-erasure is being suspended, any block erasure execution can be read. Auto-erasure can bit is set to 0 (erase restart). | st enabled by interrupt request), pend request). The flash memory is set to 0 (erase-suspend request to 1 during interrupt handling. The SUS). |
| | During auto-erasure (suspend disabled or FMR22 = 0) | Interrupt handling is executed while auto-erasure performed. | or auto-programming is being |
| | auto-programming | | |
| Program ROM | During auto-erasure (suspend enabled) During auto-erasure (suspend disabled) | When an interrupt request is acknowledged, auto-erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts when the flash | Not usable during auto-erasure or auto-programming. |
| | During auto-programming | Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be read. After the flash memory restarts, execute auto-erasure again and ensure it completes normally. The watchdog timer does not stop during the command operation, so interrupt requests may be generated. Initialize the watchdog timer regularly using the erase-suspend function. | |
| Data flash | During auto-erasure (suspend enabled) | If the FMR22 bit is set to 1, the FMR21 bit is auton suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit during interrupt handling. The flash memory suspetd(SR-SUS). While auto-erasure is being suspended, any block | natically set to 1. The flash memory is set to 0, set the FMR 21 bit to 1 ends auto-programming after cother than the block during auto- |
| | During auto-erasure (suspend disabled or FMR22 = 0) During auto-programming | Interrupt handling is executed while auto-erasure performed. | or auto-programming is being |
| Program ROM | During auto-erasure (suspend enabled) | When an interrupt request is acknowledged, auto-erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts when the flash memory restarts after the fixed period. | Not usable during auto-erasure or auto-programming. |
| | During auto-erasure (suspend disabled or FMR22 = 0) During auto-programming | Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be read. After the flash memory restarts, execute auto-erasure again and ensure it completes normally. The watchdog timer does not stop during the command operation, so interrupt requests may be generated. Initialize the watchdog timer regularly using the erase-suspend function. | |
| | Program ROM | (suspend disabled or FMR22 = 0) During auto-programming Program (suspend enabled) During auto-erasure (suspend disabled) During auto-programming During auto-programming During auto-erasure (suspend enabled) During auto-programming Program (suspend disabled or FMR22 = 0) During auto-programming Program (suspend enabled) During auto-erasure (suspend enabled) During auto-programming Program (suspend enabled) During auto-erasure (suspend disabled or FMR22 = 0) During auto-programming During auto-erasure (suspend disabled or FMR22 = 0) During auto-programming | erasure execution can be read. Auto-erasure can bit is set to 0 (erase restart). During auto-erasure (suspend disabled or FMR22 = 0) Program ROM Program (suspend enabled) During auto-programming auto-programming During auto-erasure (suspend disabled) During auto-programming auto-programming During auto-erasure (suspend enabled) During auto-programming During auto-programming During auto-programming During auto-programming During auto-programming During auto-erasure (suspend enabled) During auto-erasure (suspend enabled) During auto-erasure (suspend enabled) During auto-erasure (suspend disabled or FMR22 = 0) During auto-erasure (suspend enabled) During auto-erasure (suspend enabled) During auto-erasure (suspend disabled or FMR22 = 0) During auto-erasure (suspend enabled) During auto-erasure (suspend enabled) During auto-erasure (suspend disabled or FMR22 = 0) During auto-erasure (suspend disabled or FMR22 en disabled or FMR22 en disabled or FMR22 en disabled or FMR22 en disabled or FMR22 en disabled or FMR22 en disabled or FMR22 en disabled or FMR22 en disabled or FMR22 en disabled or FMR22 en disabled or FMR22 en disabled or FMR22 en disabled or FMR22 en |

FMR21, FMR22: Bits in FMR2 register

Note:

1. Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.



34.16.1.3 How to Access

To set one of the following bits to 1, first write 0 and then 1 immediately. Do not generate an interrupt between writing 0 and writing 1.

- The FMR01 bit or FMR02 bit in the FMR0 register
- The FMR13 bit in the FMR1 register
- The FMR20 bit, FMR22 bit, or FMR 27 bit in the FMR2 register

To set one of the following bits to 0, first write 1 and then 0 immediately. Do not generate an interrupt between writing 1 and writing 0.

• The FMR14 bit, FMR15 bit, FMR16 bit, or FMR17 bit in the FMR1 register

34.16.1.4 Rewriting User ROM Area

In EW0 Mode, if the supply voltage drops while rewriting any block in which a rewrite control program is stored, it may not be possible to rewrite the flash memory because the rewrite control program cannot be rewritten correctly. In this case, use standard serial I/O mode.

34.16.1.5 Programming

Do not write additions to the already programmed address.

34.16.1.6 Entering Stop Mode or Wait Mode

Do not enter stop mode or wait mode during erase-suspend.

If the FST7 in the FST register is set to 0 (busy (during programming or erasure execution), do not enter to stop mode or wait mode.

34.16.1.7 Programming and Erasure Voltage for Flash Memory

To perform programming and erasure, use VCC = 2.7 V to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.

34.17 Notes on Noise

34.17.1 Inserting a Bypass Capacitor between VCC and VSS Pins as a Countermeasure against Noise and Latch-up

Connect a bypass capacitor (at least $0.1~\mu F$) using the shortest and thickest write possible.

34.17.2 Countermeasures against Noise Error of Port Control Registers

During rigorous noise testing or the like, external noise (mainly power supply system noise) can exceed the capacity of the MCU's internal noise control circuitry. In such cases the contents of the port related registers may be changed.

As a firmware countermeasure, it is recommended that the port registers, port direction registers, and pull-up control registers be reset periodically. However, examine the control processing fully before introducing the reset routine as conflicts may be created between the reset routine and interrupt routines.

35. Notes on On-Chip Debugger


When using the on-chip debugger to develop and debug programs for the R8C/33A Group, take note of the following:

- (1) Some of the user flash memory and RAM areas are used by the on-ship debugger. These areas cannot be accessed by the user.
 - Refer to the on-chip debugger manual for which areas are used.
- (2) Do not set the address match interrupt (registers AIER0, AIER1, RMAD0, and RMAD1 and fixed vector tables) in a user system.
- (3) Do not use the BRK instruction in a user system.
- (4) Debugging is available under the condition of supply voltage VCC = 1.8 to 5.5 V. Set the supply voltage to 2.7 V or above for rewriting the flash memory.

Connecting and using the on-chip debugger has some special restrictions. Refer to the on-chip debugger manual for details.


Appendix 1. Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.




Appendix 2. Connection Examples between Serial Writer and On-Chip Debugging Emulator

Appendix Figure 2.1 shows a Connection Example with M16C Flash Starter (M3A-0806) and Appendix Figure 2.2 shows a Connection Example with E8a Emulator (R0E00008AKCE00).




Appendix Figure 2.1 Connection Example with M16C Flash Starter (M3A-0806)



Appendix Figure 2.2 Connection Example with E8a Emulator (R0E00008AKCE00)

Appendix 3. Example of Oscillation Evaluation Circuit

Appendix Figure 3.1 shows an Example of Oscillation Evaluation Circuit.



Appendix Figure 3.1 Example of Oscillation Evaluation Circuit

R8C/33A Group Index

Index

| [A] | [K] |
|---------------------------|--------------------------|
| ADCON044 | 9 KIEN148 |
| ADCON145 | 0 KUPIC 134 |
| ADi (i = 0 to 7) | 6 |
| ADIC13 | |
| ADINSEL | r i 1 |
| ADMOD | 11100 |
| AIERi (i = 0 or 1) | ı |
| AIERI (I = 0 01 1) | LINST |
| [C] | |
| CM0 | O [M] |
| CM1 | 110700 |
| CM3 | |
| CMPA | |
| CPSRF | 101 |
| CSPR 16 | OCD 103 |
| CSPR | OCVREFCR445 |
| | OFS29, 48, 161, 168, 495 |
| [D] | OFS230, 162, 169 |
| DACON | 9 |
| DAi (i = 0 or 1) | 9 |
| DRR0 | ў [Р] 8 рэррэ |
| DRR1 7 | 9 P1DRR77 |
| DTBLS | 5 P2DRR77 |
| DTCCR | PDi (i = 0 to 4) |
| DTCCT | Pi (i - 0 to A) |
| | DMO 20 |
| DTCENi (i = 0 to 3, 5, 6) | DM1 166 |
| DTCTL | 8 000 |
| DTDAR | 0 DIIDO 76 |
| DTRLD 17 | 0 DI IR1 76 |
| DTSAR | 6 ' 5(\) |
| [5] | [R] |
| [F] | PMAD(i) = 0 or 1 |
| FMR0 | y Deleb , |
| FMR1 50 | 1 |
| FMR2 50 | 3 |
| FMRDYIC | ⁵ [S] |
| FRA0 | 4 SORIC134 |
| FRA1 10 | Λ |
| FRA2 10 | 5 SOTIC |
| FRA3 | STRIC134 |
| FRA4 | STIC 134 |
| FRA5 | SZRIC134 |
| FRA6 | S211G |
| | SAR404 |
| FRA7 | 55BK |
| FST | ⁷ SSCRH367 |
| | SSCRL |
| [1] | SSER |
| | SSMP 360 |
| ICCR1 | 9 SSMR2 372 |
| ICCR2 | U |
| ICDRR | 8 SSRDR367 |
| ICDRS 40 | SSSR |
| ICDRT | 8 SSTDR366 |
| ICIER40 | 2 SSUIC/IICIC135 |
| ICMR | QQLIIICQD 75 365 307 |
| ICSR 40 | |
| | 7 |
| INTCMP | |
| INTEN | TRA195 |
| INTF | IRACK 193 |
| INTIC (i = 0, 1, 3) | 6 TRAIC 134 |
| INTSR | 4 TRAIOC |
| | TRAMR |
| | TRAPRE 194 |
| | |
| | TRASR70, 195 |

R8C/33A Group Index

| TRBCR | . 210 |
|---------------------------|---|
| TRBIC | 134 |
| | |
| TRBIOC 211, 214, 218, 221 | |
| TRBMR | . 211 |
| TRBOCR | . 210 |
| TRBPR | |
| TDDDD | . 213 |
| TRBPRE | . 212 |
| TRBRCSR 70, 213 | , 239 |
| TRBSC | . 212 |
| TRC | |
| | |
| TRCADCR | |
| TRCCR1 233, 255, 263 | , 269 |
| TRCCR2 237, 263 | 270 |
| TRCDF | |
| | |
| TRCGRA | |
| TRCGRB | |
| TRCGRC | 236 |
| TRCGRD | |
| | |
| TRCIC | |
| TRCIER | . 233 |
| TRCIOR0235, 250 | 256 |
| TRCIOR1 | |
| | |
| TRCMR | . 232 |
| TRCOER | . 238 |
| TRCPSR071 | |
| | |
| TRCPSR1 | |
| TRCSR | . 234 |
| TRECR1 | . 290 |
| TRECR2 | |
| | |
| TRECSR | |
| TREHR | |
| TREIC | . 134 |
| TREMIN | |
| | |
| | |
| TRESEC | , 289 |
| | , 289 |
| TRESEC | , 289 |
| TRESEC | , 289 |
| TRESEC | , 289 . 282 |
| TRESEC | , 289 . 282 |
| TRESEC | , 289 . 282 , 302 |
| TRESEC | , 289 . 282 , 302 |
| TRESEC | , 289 . 282 , 302 , 302 |
| TRESEC | , 289 . 282 , 302 , 302 . 134 |
| TRESEC | , 289 . 282 , 302 , 302 . 134 . 318 |
| TRESEC | , 289 . 282 , 302 , 302 . 134 . 318 |
| TRESEC | , 289 . 282 , 302 , 302 . 134 . 318 |
| TRESEC | , 289 . 282 , 302 , 302 . 134 . 318 . 320 . 321 |
| TRESEC | , 289 , 282 , 302 , 302 . 134 . 318 . 320 . 321 . 318 |
| TRESEC | , 289 , 302 , 302 . 134 . 318 . 320 . 321 . 318 . 322 |
| TRESEC | , 289 , 282 , 302 , 302 . 134 . 318 . 320 . 321 . 318 . 322 . 325 |
| TRESEC | , 289 , 282 , 302 , 302 . 134 . 318 . 320 . 321 . 318 . 322 . 325 |
| TRESEC | , 289 . 282 , 302 , 302 . 134 . 318 . 320 . 321 . 318 . 322 . 325 . 325 |
| TRESEC | , 289 . 282 , 302 , 302 . 134 . 318 . 320 . 321 . 318 . 322 . 325 . 325 . 324 |
| TRESEC | , 289 , 282 , 302 , 302 , 134 , 318 , 320 , 321 , 318 , 322 , 325 , 325 , 324 , 324 |
| TRESEC | , 289 . 282 , 302 , 302 . 134 . 318 . 320 . 321 . 318 . 322 . 325 . 325 . 324 . 324 . 323 |
| TRESEC | , 289 . 282 , 302 , 302 . 134 . 318 . 320 . 321 . 318 . 322 . 325 . 325 . 324 . 324 . 323 |
| TRESEC | , 289 , 302 , 302 , 318 , 320 , 321 , 318 , 322 , 325 , 325 , 324 , 323 , 323 , 323 |
| TRESEC | , 289 , 302 , 302 , 318 , 320 , 321 , 318 , 325 , 325 , 325 , 324 , 323 , 326 , 326 , 326 |
| TRESEC | , 302 , 302 , 302 , 314 , 318 , 320 , 321 , 325 , 325 , 324 , 323 , 326 , 323 , 324 |
| TRESEC | , 289 , 302 , 302 , 134 , 318 , 320 , 321 , 318 , 325 , 325 , 325 , 324 , 323 , 326 , 323 , 326 , 329 , 329 |
| TRESEC | , 289 , 302 , 302 , 134 , 318 , 320 , 321 , 318 , 325 , 325 , 325 , 324 , 323 , 326 , 323 , 326 , 329 , 329 |
| TRESEC | , 289 , 302 , 302 , 318 , 320 , 321 , 318 , 322 , 325 , 324 , 323 , 326 , 324 , 323 , 326 , 329 , 320 |
| TRESEC | , 289 , 302 , 302 , 134 , 318 , 320 , 321 , 318 , 322 , 325 , 324 , 323 , 326 , 324 , 323 , 326 , 329 , 320 , 320 , 320 , 321 , 322 , 325 , 324 , 325 , 326 , 327 , 326 , 327 , 327 , 328 , 329 , 329 |
| TRESEC | , 289 , 302 , 302 , 134 , 318 , 320 , 321 , 318 , 322 , 325 , 325 , 324 , 323 , 326 , 329 , 320 , 320 , 320 , 320 , 320 , 321 , 322 , 325 , 325 , 325 , 326 , 327 , 326 , 327 , 327 , 328 , 329 , 329 |
| TRESEC | , 289 , 302 , 302 , 134 , 318 , 320 , 321 , 318 , 322 , 325 , 325 , 324 , 323 , 326 , 329 , 320 , 320 , 320 , 320 , 320 , 320 , 321 , 322 , 325 , 325 , 326 , 327 , 326 , 327 , 326 , 327 , 327 , 328 , 329 , 329 |
| TRESEC | , 289 , 302 , 302 , 134 , 318 , 320 , 321 , 318 , 322 , 325 , 325 , 324 , 323 , 326 , 329 , 320 , 320 , 320 , 320 , 320 , 320 , 321 , 322 , 325 , 325 , 326 , 327 , 326 , 327 , 326 , 327 , 327 , 328 , 329 , 329 |
| TRESEC | , 289 , 302 , 302 , 134 , 318 , 320 , 321 , 322 , 325 , 325 , 324 , 324 , 326 , 329 , 300 , 298 , 301 , 299 |
| TRESEC | , 289 , 302 , 302 , 318 , 320 , 321 , 318 , 322 , 325 , 325 , 324 , 323 , 326 , 329 , 300 , 298 , 301 , 299 |
| TRESEC | , 289 , 302 , 302 , 318 , 320 , 321 , 318 , 322 , 325 , 325 , 324 , 323 , 326 , 329 , 300 , 298 , 301 , 299 |
| TRESEC | , 289 , 302 , 302 , 318 , 320 , 321 , 318 , 322 , 325 , 325 , 324 , 323 , 326 , 329 , 300 , 298 , 301 , 299 |
| TRESEC | , 289 , 302 , 302 , 134 , 318 , 320 , 321 , 325 , 325 , 325 , 326 , 326 , 329 , 300 , 300 , 300 , 298 , 301 , 299 , 303 |
| TRESEC | , 289 , 302 , 302 , 134 , 318 , 320 , 321 , 325 , 325 , 325 , 326 , 326 , 329 , 300 , 300 , 300 , 298 , 301 , 299 , 303 |

| VCMP1IC | 134 |
|---------|---------|
| VCMP2IC | |
| VD1LS | 44 |
| VLT0 | 80 |
| VLT1 | 81 |
| VW0C | 45 |
| VW1C | 46, 475 |
| VW2C | 47, 476 |
| | |
| | |
| [W] | |
| WDTC | 167 |
| WDTR | |
| WDTS | 166 |
| | |

| REVISION HISTORY | R8C/33A Group Hardware Manual |
|-------------------------|-------------------------------|
|-------------------------|-------------------------------|

| Rev. Date | | | Description |
|-----------|--------------|------|----------------------|
| ixev. | Date | Page | Summary |
| 0.10 | Feb 29, 2008 | _ | First Edition issued |
| | | | |

R8C/33A Group Hardware Manual

Publication Date: Rev.0.10 Feb 29, 2008

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

 $\hbox{@}$ 2008. Renesas Technology Corp., All rights reserved. Printed in Japan

R8C/33A Group Hardware Manual

