

R2J20604NP

Integrated Driver – MOS FET (DrMOS)

REJ03G1605-0200
Rev.2.00
Jun 30, 2008

Description


The R2J20604NP multi-chip module incorporates a high-side MOS FET, low-side MOS FET, and MOS-FET driver in a single QFN package. The on and off timing of the power MOS FET is optimized by the built-in driver, making this device suitable for large-current buck converters. The chip also incorporates a high-side bootstrap Schottky barrier diode (SBD), eliminating the need for an external SBD for this purpose.

Integrating a driver and both high-side and low-side power MOS FETs, the new device is also compliant with the package standard “Integrated Driver – MOS FET (DrMOS)” proposed by Intel Corporation.


Features

- Built-in power MOS FET suitable for applications with 12 V input and low output voltage
- Built-in driver circuit which matches the power MOS FET
- Built-in tri-state input function which can support a number of PWM controllers
- Capable of 3.3 V PWM signal
- VIN operating-voltage range: 16 V max
- High-frequency operation (above 1 MHz) possible
- Large average output current (Max. 40 A)
- Achieve low power dissipation (About 4.4 W at 1 MHz, 25 A)
- Controllable driver: Remote on/off
- Built-in Schottky diode for bootstrapping
- Low-side drive voltage can be independently set
- Small package: QFN56 (8 mm × 8 mm × 0.95 mm)
- Terminal Pb-free

Outline




Block Diagram



Notes: 1. Truth table for the DISBL# pin.

DISBL# Input	Driver Chip Status
"L"	Shutdown (GL, GH = "L")
"Open"	Shutdown (GL, GH = "L")
"H"	Enable (GL, GH = "Active")

2. Output signal from the UVL block




Absolute Maximum Ratings

(Ta = 25°C)

Item	Symbol	Rating	Units	Note
Power dissipation	Pt(25)	25	W	1
	Pt(110)	8	W	1
Average output current	I _{out}	40	A	
Input voltage	V _{IN} (DC)	-0.3 to +16	V	2
	V _{IN} (AC)	20		2, 6
Supply voltage	V _{CIN} (DC)	-0.3 to +16	V	2
	V _{CIN} (AC)	20		2, 6
Low side driver voltage	V _{LDRV} (DC)	-0.3 to +16	V	2
	V _{LDRV} (AC)	20		2, 6
Switch node voltage	V _{SWH} (DC)	16	V	2
	V _{SWH} (AC)	20		2, 6
BOOT voltage	V _{BOOT} (DC)	22	V	2
	V _{BOOT} (AC)	25		2, 6
DISBL# voltage	V _{disble}	-0.3 to V _{CIN}	V	2
PWM voltage	V _{pwm}	-0.3 to +5.5	V	2, 4
		-0.3 to +0.3	V	2, 5
Reg5V current	I _{reg5V}	-10 to +0.1	mA	3
Operating junction temperature	T _{j-opr}	-40 to +150	°C	
Storage temperature	T _{stg}	-55 to +150	°C	

- Notes:
1. Pt(25) represents a PCB temperature of 25°C, and Pt(110) represents 110°C.
 2. Rated voltages are relative to voltages on the CGND and PGND pins.
 3. For rated current, (+) indicates inflow to the chip and (-) indicates outflow.
 4. This rating is when UVL (Under Voltage Lock out) is ineffective (normal operation mode).
 5. This rating is when UVL (Under Voltage Lock out) is effective (lock out mode).
 6. The specification values indicated "AC" are limited within 100 ns.




Electrical Characteristics

($T_a = 25^\circ\text{C}$, $V_{\text{CIN}} = 12\text{ V}$, $V_{\text{LDRV}} = 5\text{ V}$, $V_{\text{SWH}} = 0\text{ V}$, unless otherwise specified)


Item		Symbol	Min	Typ	Max	Units	Test Conditions
Supply	VCIN start threshold	V_H	7.0	7.4	7.8	V	
	VCIN shutdown threshold	V_L	6.6	7.0	7.4	V	
	UVLO hysteresis	dUVL	—	0.4 * ¹	—	V	$V_H - V_L$
	VCIN bias current	I_{CIN}	10.5	14.0	18.5	mA	$f_{\text{PWM}} = 1\text{ MHz}$, $t_{\text{on-PWM}} = 125\text{ ns}$
	VLDRV bias current	I_{LDRV}	35.5	44.0	52.5	mA	$f_{\text{PWM}} = 1\text{ MHz}$, $t_{\text{on-PWM}} = 125\text{ ns}$
PWM Input	PWM rising threshold	$V_{\text{H-PWM}}$	1.7	2.1	2.5	V	
	PWM falling threshold	$V_{\text{L-PWM}}$	0.9	1.2	1.5	V	
	PWM input resistance	$R_{\text{IN-PWM}}$	11	22	33	$\text{k}\Omega$	$\frac{4\text{ V} - 1\text{ V}}{I_{\text{PWM}}(V_{\text{PWM}} = 4\text{ V}) - I_{\text{PWM}}(V_{\text{PWM}} = 1\text{ V})}$
	Tri-state shutdown window	$V_{\text{IN-SD}}$	$V_{\text{L-PWM}}$	—	$V_{\text{H-PWM}}$	V	
	Shutdown hold-off time	$t_{\text{HOLD-OFF}}$	—	240 * ¹	—	ns	
5V Regulator	Output voltage	V_{reg}	4.95	5.2	5.45	V	
	Line regulation	$V_{\text{reg-line}}$	-10	0	10	mV	$V_{\text{CIN}} = 12\text{ V to }16\text{ V}$
	Load regulation	$V_{\text{reg-load}}$	-10	0	10	mV	$I_{\text{reg}} = 0\text{ to }10\text{ mA}$
DISBL# Input	Disable threshold	V_{DISBL}	0.9	1.2	1.5	V	
	Enable threshold	V_{ENBL}	1.9	2.4	2.9	V	
	Input current	I_{DISBL}	0.5	2.0	5.0	μA	DISBL# = 1 V

Note: 1. Reference values for design. Not 100% tested in production.


Typical Application




Test Circuit



Typical Data



Typical Data (cont.)



Description of Operation

The DrMOS multi-chip module incorporates a high-side MOS FET, low-side MOS FET, and MOS-FET driver in a single QFN package. Since the parasitic inductance between each chip is extremely small, the module is highly suitable for use in buck converters to be operated at high frequencies. The control timing between the high-side MOS FET, low-side MOS FET, and driver is optimized so that high efficiency can be obtained at low output-voltage.

Driver

The driver has two types of power-supply voltage input pin, VCIN and VLDRV. VCIN supplies the operating voltage to the internal logic circuit. The low-side driving voltage is applied to VLDRV, so setting of the gate-driving voltage for the low-side MOS FET is independent of the voltage on VCIN. The VLDRV setting voltage is from 5 V to 16 V.

The VCIN pin is connected to the UVL (under-voltage lockout) module, so that the driver is disabled as long as VCIN is 7.4 V or less. On cancellation of UVL, the driver remains enabled until the UVL input is driven to 7.0 V or less. The signal on pin DISBL# also enables or disables the circuit. When UVL disables the circuit, the built-in 5 V regulator does not operate, but when the signal on DISBL# disables the circuit, only output-pulse generation is terminated, and the 5 V regulator is not disabled.

VCIN	VLDRV	DISBL#	Reg5V	Driver State
L	> 5 V	*	0	Disable (GL, GH = L)
H	> 5 V	L	5 V	Disable (GL, GH = L)
H	> 5 V	H	5 V	Active
H	> 5 V	Open	5 V	Disable (GL, GH = L)

Voltages from -0.3 V to VCIN can be applied to the DISBL# pin, so on/off control by a logic IC or the use of a resistor, etc., to pull the DISBL# line up to VCIN are both possible.

The built-in 5 V regulator is a series regulator with temperature compensation. The voltage output by this regulator determines the operating voltage of the internal logic and gate-voltage swing for the high-side MOS FET. A ceramic capacitor with a value of $0.1 \mu\text{F}$ or more must be connected between the CGND plane and the Reg5V pin.

The PWM pin is the signal input pin for the driver chip. The input-voltage range is -0.3 V to $(\text{Reg5V} + 3 \text{ V})$. When the PWM input is high, the gate of the high-side MOS FET (GH) is high and the gate of the low-side MOS FET (GL) is low.

PWM	GH	GL
L	L	H
H	H	L

The PWM input is TTL level and has hysteresis. When the PWM input signal is abnormal, e.g., when the signal route from the control IC is abnormal, the tri-state function turns off the high- and low-side MOS FETs. This function operates when the PWM input signal stays in the input hysteresis window for 240 ns (typ.). After the tri-state mode has been entered and GH and GL have become low, a PWM input voltage of 2.1 V or more is required to make the circuit return to normal operation.




Figure 1

For the high-side driver, the BOOT pin is the power-supply voltage pin and voltage VSWH provides a standard for operation of the high-side driving circuit. Consequently, the difference between the voltage on the BOOT and VSWH pins becomes the gate swing for the high-side MOS FET. Connect a bootstrap capacitor between the BOOT pin and the VSWH pin. Since the Schottky barrier diode (SBD) is connected between the BOOT and Reg5V pins, this bootstrap capacitor is charged up to 5 V. When the high-side MOS FET is turned on, voltage VSWH becomes equal to VIN, so VBOOT is boosted to VSWH + 5 V.

The GH and GL pins are the gate-monitor pins for each MOS FET.

MOS FETs

The MOS FETs incorporated in R2J20604NP are highly suitable for synchronous-rectification buck conversion. For the high-side MOS FET, the drain is connected to the VIN pin and the source is connected to the VSWH pin. For the low-side MOS FET, the drain is connected to the VSWH pin and the source is connected to the PGND pin.

PCB Layout Example

Figure 2 shows an example of a PCB layout for the R2J20604NP in application. The several ceramic capacitors (e.g. 10 μF) close to VIN and PGND can be expected to decrease switching noise and improve efficiency. In that case, all sections of the GND pattern must be connected with other PCB layers via low impedances. Moreover, the wide VSWH pattern can be expected to have the effect of dissipating heat from the low-side MOS FET.

When R2J20604NP is mounted on small circuit boards, such as those for point-of-load (POL) applications, heating of the device can be alleviated by adding thermal via-holes under the VIN and VSWH pads.




Figure 2 R2J20604NP PCB Layout Example (Top View)

Footprint Example

(Unit: mm)





Figure 3 Footprint Example

Package Dimensions

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-HVQFN56-8x8-0.50	PVQN0056KA-A	—	0.2g



Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	7.95	8.00	8.05
E	7.95	8.00	8.05
A ₂	—	—	—
A	—	—	0.95
A ₁	0.005	—	—
b	0.20	0.25	0.30
b ₁	—	0.23	—
Ⓜ	—	0.50	—
L _p	0.40	0.50	0.60
x	—	—	—
y	—	—	0.05
y ₁	—	—	—
t	—	—	—
H _D	8.10	8.20	8.30
H _E	8.10	8.20	8.30
Z _D	—	0.75	—
Z _E	—	0.75	—
c	0.17	0.22	0.27
c ₁	—	0.20	—

Notes:

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guarantees regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human lifeRenesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510