PCA9701; PCA9702

18 V tolerant SPI 16-bit/8-bit GPI with INT Rev. 03 — 3 December 2008

Product data sheet

General description 1.

The PCA9701/PCA9702 are low power 18 V tolerant SPI General Purpose Input (GPI) shift register designed to monitor the status of switch inputs. It generates an interrupt when one or more of the switch inputs change state. The input level is recognized as a HIGH when it is greater than $0.7 \times V_{DD}$ and as a LOW when it is less than $0.4 \times V_{DD}$ (minimum threshold of 2 V at 5 V node). The PCA9701 can monitor up to 16 switch inputs and the PCA9702 can monitor up to 8 switch inputs.

The falling edge of the \overline{CS} pin samples the input port status and clears the interrupt. When CS is LOW, the rising edge of the SCLK loads the shift register and shifts the value out of the shift register. The serial input is sampled on the falling edge of SCLK.

Each of the input ports has a 18 V breakdown ESD protection circuit. When used with a series resistor (minimum 100 k Ω), the input can connect to a 12 V battery and support double battery, reverse battery, 27 V jump start and 40 V load dump conditions in automotive applications. Higher voltages can be tolerated on the inputs depending on the series resistor used to limit the input current.

With both the high breakdown voltage and high ESD, these devices are useful for both automotive (AEC-Q100 qualification available) and mobile applications.

The PCA9703/PCA9704 are new pin compatible devices for the PCA9701/PCA9702 which have an interrupt masking feature allowing selected inputs to not generate interrupts and provides higher ground offset of $0.55 \times V_{DD}$ (minimum of 2.5 V at 5 V node) with minimum hysteresis of $0.05 \times V_{DD}$ (minimum of 225 mV at 5 V node).

Features 2.

- 16 general purpose input ports (PCA9701) or 8 general purpose input ports (PCA9702)
- 18 V tolerant input ports with 100 kΩ external series resistor
- Input LOW threshold $0.4 \times V_{DD}$ with minimum of 2 V at $V_{DD} = 4.5 \text{ V}$
- Open-drain interrupt output
- Interrupt enable pin (INT_EN) disables interrupt output
- V_{DD} range: 2.5 V to 5.5 V
- I_{DD} is very low 2.5 μA maximum
- SPI serial interface with speeds up to 5 MHz
- AEC-Q100 qualification available
- ESD protection exceeds 8 kV HBM per JESD22-A114, 350 V MM per AEC-Q100, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA



- Operating temperature range: -40 °C to +125 °C
- PCA9701 offered in SO24, TSSOP24 and HWQFN24 packages
- PCA9702 offered in TSSOP16 package

Applications

- Body control modules
- Switch monitoring
- Industrial equipment
- Cellular telephones
- Emergency lighting
- SBC wake pin extension


Ordering information

Ordering information Table 1.

Type number	Topside	Package		
	mark	Name	Description	Version
PCA9701D	PCA9701D	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1
PCA9701HF	9701	HWQFN24	plastic thermal enhanced very very thin quad flat package; no leads; 24 terminals; body $4\times4\times0.75$ mm	SOT994-1
PCA9701PW	PCA9701PW	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1
PCA9701PW/Q100[1]	PCA9701/Q	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1
PCA9702PW	PCA9702	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1


^[1] PCA9701PW/Q100 is AEC-Q100 compliant. Contact i2c.support@nxp.com for PPAP.

5. Block diagram



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

SO24, TSSOP24 HWQFN24 TSSOP16 SDOUT 1 22 1 output 3-state serial data output; normal INT 2 23 2 output open-drain interrupt output (active interrupt) INT_EN 3 24 3 input interrupt output enable 1 = interrupt is enabled 0 = interrupt is disabled and his input input port 0 IN1 5 2 5 input input port 1 IN2 6 3 6 input input port 2 IN3 7 4 7 input input port 3 IN4 8 5 9 input input port 4 IN5 9 6 10 input input port 5 IN6 10 7 11 input input port 6 IN7 11 8 12 input input port 7 V _{SS} 12 9 1 8 ground ground supply IN8 13 10 - input input port 8 IN9 14 11 - input input port 9	· · · ·
INT 2 23 2 output open-drain interrupt output (active interrupt) INT_EN 3 24 3 input interrupt output enable 1 = interrupt is enabled 0 = interrupt is disabled and his input input port 0 IN0 4 1 4 input input port 0 IN1 5 2 5 input input port 1 IN2 6 3 6 input input port 2 IN3 7 4 7 input input port 3 IN4 8 5 9 input input port 4 IN5 9 6 10 input input port 5 IN6 10 7 11 input input port 6 IN7 11 8 12 input input port 7 Vss 12 9[1] 8 ground ground supply IN8 13 10 - input input port 8	
INT_EN 3 24 3 input interrupt output enable 1 = interrupt is enabled 0 = interrupt is disabled and his line input port 0 IN1 5 2 5 input input port 1 IN2 6 3 6 input input port 2 IN3 7 4 7 input input port 3 IN4 8 5 9 input input port 4 IN5 9 6 10 input input port 5 IN6 10 7 11 input input port 6 IN7 11 8 12 input input port 7 Vss 12 9[1] 8 ground ground supply IN8 13 10 - input input port 8	- 1 (0)4/)
1 = interrupt is enabled 0 = interrupt is disabled and his IN0	e LOW)
INO	
IN0 4 1 4 input input port 0 IN1 5 2 5 input input port 1 IN2 6 3 6 input input port 2 IN3 7 4 7 input input port 3 IN4 8 5 9 input input port 4 IN5 9 6 10 input input port 5 IN6 10 7 11 input input port 6 IN7 11 8 12 input input port 7 V _{SS} 12 9[1] 8 ground ground supply IN8 13 10 - input input port 8	
IN1 5 2 5 input input port 1 IN2 6 3 6 input input port 2 IN3 7 4 7 input input port 3 IN4 8 5 9 input input port 4 IN5 9 6 10 input input port 5 IN6 10 7 11 input input port 6 IN7 11 8 12 input input port 7 Vss 12 9 1 8 ground ground supply IN8 13 10 - input input port 8	gh-impedance
IN2 6 3 6 input input port 2 IN3 7 4 7 input input port 3 IN4 8 5 9 input input port 4 IN5 9 6 10 input input port 5 IN6 10 7 11 input input port 6 IN7 11 8 12 input input port 7 Vss 12 9 1 8 ground ground supply IN8 13 10 - input input port 8	
IN3 7 4 7 input input port 3 IN4 8 5 9 input input port 4 IN5 9 6 10 input input port 5 IN6 10 7 11 input input port 6 IN7 11 8 12 input input port 7 Vss 12 9[1] 8 ground ground supply IN8 13 10 - input input port 8	
IN4 8 5 9 input input port 4 IN5 9 6 10 input input port 5 IN6 10 7 11 input input port 6 IN7 11 8 12 input input port 7 Vss 12 9[1] 8 ground ground supply IN8 13 10 - input input port 8	
IN5 9 6 10 input input port 5 IN6 10 7 11 input input port 6 IN7 11 8 12 input input port 7 V _{SS} 12 9[1] 8 ground ground supply IN8 13 10 - input input port 8	
IN6 10 7 11 input input port 6 IN7 11 8 12 input input port 7 Vss 12 9 ^[1] 8 ground ground supply IN8 13 10 - input input port 8	
IN7 11 8 12 input input port 7 V _{SS} 12 9[1] 8 ground ground supply IN8 13 10 - input input port 8	
V _{SS} 12 9[1] 8 ground ground supply IN8 13 10 - input input port 8	
IN8 13 10 - input input port 8	
· · · ·	
IN9 14 11 - input input port 9	
input input port 5	
IN10 15 12 - input input port 10	
IN11 16 13 - input input port 11	
IN12 17 14 - input input port 12	
IN13 18 15 - input input port 13	
IN14 19 16 - input input port 14	
IN15 20 17 - input input port 15	
CS 21 18 13 input chip select (active LOW)	
SCLK 22 19 14 input serial input clock	
SDIN 23 20 15 input serial data input (20 µA pull-down	n)
V _{DD} 24 21 16 supply supply voltage	

^[1] HWQFN24 package die supply ground is connected to both V_{SS} pin and exposed center pad. V_{SS} pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the PCB in the thermal pad region.

7. Functional description

PCA9701 is a 16-bit General Purpose Input (GPI) with an open-drain interrupt output designed to monitor switch status. By putting an external $100 \text{ k}\Omega$ series resistor at the input port, the device allows the input to tolerate momentary double 12 V battery, reverse battery, 27 V jump start or 40 V load dump conditions. The interrupt output is asserted when an input port status changes. The open-drain interrupt output is enabled when INT_EN is HIGH and disabled when INT_EN is LOW. The input port status is accessed via the 4-wire SPI interface. The PCA9702 is the 8-bit version of the PCA9701.

Multiple PCA9701 or PCA9702 devices can be serially connected for monitoring a large number of switches by connecting the SDOUT of one device to the SDIN of the next device. SCLK and $\overline{\text{CS}}$ must be common among all devices and interrupt outputs may be tied together. No external logic is necessary because all the devices' interrupt outputs are open-drain that function as 'wired-AND' and can simply be connected together to a single pull-up resistor.

7.1 SPI bus operation

The PCA9701 or PCA9702 interfaces with the controller via the 4-wire SPI bus that is comprised of the following signals: chip select (\overline{CS}) , serial clock (SCLK), serial data in (SDIN), and serial data out (SDOUT). To access the device, the controller asserts \overline{CS} LOW, then sends SCLK and SDIN. When reading/writing is complete, the controller de-asserts \overline{CS} . See Figure 6 for register access timing.

The \overline{CS} pin is the device chip select and is an active LOW input. The falling edge of \overline{CS} captures the input port status in the input status register. If the interrupt output is asserted, the falling edge of \overline{CS} will clear the interrupt. When \overline{CS} is LOW, the SPI interface is active. When \overline{CS} is HIGH, the SPI interface is disabled.

7.1.2 SCLK - serial clock input

SCLK is the serial clock input to the device. It should be LOW and remain LOW during the falling and rising edge of \overline{CS} . When \overline{CS} is LOW, the first rising edge of SCLK parallel loads the shift register from the input. The subsequent rising edges on SCLK serially shifts data out from the shift register. The falling edge of SCLK samples the data on SDIN.

7.1.3 SDIN - serial data input


SDIN is the serial data input port. The data is sampled into the shift register on the falling edge of SCLK. SDIN is only active when $\overline{\text{CS}}$ is LOW. This input has a 20 μ A pull-down current source.

7.1.4 SDOUT - serial data output

SDOUT is the serial data output signal. SDOUT is high-impedance when \overline{CS} is HIGH and switches to low-impedance after \overline{CS} goes LOW. When \overline{CS} is LOW, after the first rising edge of SCLK the most significant bit in the shift register is presented on SDOUT. Subsequent rising edges of SCLK shift the remaining data from the shift register onto SDOUT.

7.1.5 Register access timing

<u>Figure 6</u> shows the waveforms of the device operation. Initially $\overline{\text{CS}}$ is HIGH and SCLK is LOW. On the falling edge of $\overline{\text{CS}}$, input port status, DATA[n:0] is captured into the input status register, and subsequently the first rising edge of SCLK parallel loads the shift register. The falling edge of SCLK samples the data on the SDIN. The MSB from the shift register is valid and available on the SDOUT after the first rising edge of SCLK.



7.2 Interrupt output

 $\overline{\text{INT}}$ is the open-drain interrupt output and is active LOW. A pull-up resistor of approximately 10 k Ω is recommended. The interrupt output is asserted when the input status is changed, and is cleared on the falling edge of $\overline{\text{CS}}$ or when the input port status matches the input status register. When there are multiple devices, the $\overline{\text{INT}}$ outputs may be tied together to a single pull-up.

<u>Table 3</u> illustrates the state of the interrupt output versus the state of the input port and input status register. The interrupt output is asserted when the input port and input status register differ.

Table 3. Interrupt output function truth table

H = HIGH; L = LOW; X = don't care

INT_EN	Input port status	Input status register[1]	INT output ^[2]
Н	L	L	Н
Н	L	Н	L
Н	Н	L	L
Н	Н	Н	Н
L	X	X	Н

- [1] Input status register is the value or content of the D flip-flops.
- [2] Logic states shown for $\overline{\text{INT}}$ pin assumes 10 k Ω pull-up resistor.

7.3 General Purpose Inputs

The General Purpose Inputs (GPI) are designed to behave like a typical input in the 0 V to 5.5 V range, but are also designed to have low leakage currents at elevated voltages. The input structure allows for elevated voltages to be applied through a series resistor. The series resistor is required when the input voltage is above 5.5 V. The series resistor is required for two reasons: first, to prevent damage to the input avalanche diode, and second, to prevent the ESD protection circuitry from creating an excessive current flow. The ESD protection circuitry includes a latch-back style device, which provides excellent ESD protection during assembly or typical 5.5 V applications. The series resistor limits the current flowing into the part and provides additional ESD protection. The limited current prevents the ESD latch-back device from latching back to a low voltage, which would cause excessive current flow and damage the part.


The minimum required series resistance for applications with input voltages above 5.5 V is 100 k Ω . For applications requiring an applied voltage above 27 V, Equation 1 is recommended to determine the series resistor. Failure to include the appropriate input series resistor may result in product failure and will void the warranty.

$$R_s = \frac{voltage \ applied - 17 \ V}{I_I} \tag{1}$$

The series resistor should be placed physically as close as possible to the connected input to reduce the effective node capacitance. The input response time is effected by the RC time constant of the series resistor and the input node capacitance.

7.3.1 V_{IL} , V_{IH} and switching points

A minimum LOW threshold of 2.0 V is guaranteed for the logical switching points for the inputs. See Figure 7 for details.




The V_{IL} is specified as a maximum of $0.40 \times V_{DD}$ and is 2.0 V at 4.5 V V_{DD} . This means that if the user applies 2.0 V or less to the input (with $V_{DD} = 4.5 \text{ V}$), or as the voltage passes this threshold, they will always see a LOW.

The V_{IH} is specified as a minimum of $0.7 \times V_{DD}$. This means that if the user applies 3.15 V or more to the input (with V_{DD} = 4.5 V), or as the voltage passes this threshold, they will always see a HIGH.

8. Application design-in information

8.1 General application



8.2 Automotive application

Supports:

- 12 V battery (8 V to 16 V)
- Double battery (16 V to 32 V)
- Reverse battery (-8 V to -16 V)
- Jump start (27 V for 60 seconds)
- Load dump (40 V)


8.2.1 SBC wake port extension with cyclic biasing

System Basis Chips (SBC) offer many functions needed for in-vehicle networking solutions. Some of the features built into SBC are:

- Transceivers (HS-CAN, LIN 2.0)
- Scalable voltage regulators
- · Watchdog timers; wake-up function
- Fail-safe function


For more information on SBC, refer to http://www.nxp.com/index.html#/pip/pip=[pfp=53482]|pp=[t=pfp,i=53482].

8.2.1.1 UJA106x with PCA9701, standby




- PCA970x fits to SBC UJA106x and UJA107x family
- PCA970x can be powered by V1 of SBC
- Extends the SBC with 8/16 additional wake inputs
- μC can be set to stop-mode during standby to save ECU standby current. SBC with GPI periodically monitors the wake inputs
 - Cyclic bias via V3
 - Very low system current consumption even with clamped switches

8.2.1.2 UJA106x with PCA9701, sleep




- Very low quiescent system current (50 μ A) due to disabled μ C and cyclically biasing of switches
- Wake-up upon change of switches or upon bus traffic (CAN and LIN)
- PCA970x supplied out of cyclically biased transistor regulator

8.2.1.3 UJA107x with PCA9701, standby



- UJA107x SBC provides WBIAS pin for cyclic biasing of the inputs
- Compatible with UJA107x based ASSPs

8.2.2 Application examples including switches to battery



9. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

 T_{amb} = -40 °C to +125 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+6.0	V
I _I	input current	IN[n:0] pins with series resistor and $V_I > 5.5 V$,	[1][2]	350	μΑ
V_{I}	input voltage	GPI pins IN[n:0]; no series resistor	[1][2] -0.5	+6	V
		SPI pins	-0.5	+6	V
T _{stg}	storage temperature		-65	+150	°C
$T_{j(max)}$	maximum junction temperature	operating	-	125	°C

^[1] With GPI external series resistors, the inputs support double battery, reverse battery and load dump conditions. During double battery or load dump the input pin will drain slightly higher leakage current until the input drops to 18 V. For more detail of leakage current specification, please refer to Table 5 "Static characteristics". See Section 7.3 for series resistor requirements.

^[2] n = 15 for PCA9701; n = 7 for PCA9702.

10. Static characteristics

Table 5. Static characteristics

 V_{DD} = 2.5 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +125 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supply							
V_{DD}	supply voltage			2.5	3.3	5.5	V
I_{DD}	supply current	V_{DD} = 5.5 V; input = 5 V or 18 V; INT_EN = V_{DD}		-	1.0	2.5	μΑ
V_{POR}	power-on reset voltage[1]			-	1.8	2.2	V
General I	Purpose Inputs						
V_{IL}	LOW-level input voltage		[2]	-	-	$0.4V_{DD}$	V
V_{IH}	HIGH-level input voltage			$0.7V_{DD}$	-	-	V
lı	input current	GPI recommended maximum current; $V_I > 5.5 \text{ V}$; with series resistor R_s	[3]	-	-	100	μΑ
I _{IH}	HIGH-level input current	each input; V _I = V _{DD}		-1	-	+1	μΑ
I _{LI}	input leakage current	$V_I = 17 \text{ V}$; 100 k Ω series resistor		-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$ or V_{DD}		-	2.0	5.0	pF
Interrupt	output						
I _{OL}	LOW-level output current	$V_{DD} = 4.5 \text{ V}; V_{OL} = 0.4 \text{ V}$		6	-	-	mΑ
		V _{DD} = 2.5 V; V _{OL} = 0.4 V		3	-	-	mA
I _{OH}	HIGH-level output current	$V_{OH} = V_{DD}$		-1	-	+1	μΑ
Co	output capacitance			-	2	5	pF
SPI and	control						
V_{IL}	LOW-level input voltage			-	-	$0.3V_{DD}$	V
V_{IH}	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
I _{IH}	HIGH-level input current	SDIN; $V_I = V_{DD} = 5.5 \text{ V}$		-	20	40	μΑ
l _{OL}	LOW-level output current	SDOUT; V _{OL} = 0.4 V					
		V _{DD} = 4.5 V		5	-	-	mΑ
		V _{DD} = 2.5 V		3	-	-	mΑ
I _{OH}	HIGH-level output current	SDOUT; $V_{OH} = V_{DD} - 0.5 V$					
		V _{DD} = 4.5 V		5	-	-	mΑ
		V _{DD} = 2.5 V		3	-	-	mA
Ci	input capacitance	$V_I = V_{SS}$ or V_{DD}		-	2	5	pF
Co	output capacitance	SDOUT; $\overline{CS} = V_{DD}$		-	4	6	pF

^[1] V_{DD} must be lowered to 0.2 V for at least 5 μs in order to reset device.

^[2] Minimum V_{IL} is 2.0 V at V_{DD} = 4.5 V.


^[3] For GPI pin voltages > 5.5 V, see Section 7.3.

11. Dynamic characteristics


Table 6. Dynamic characteristics


 V_{DD} = 2.5 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +125 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{max}	maximum input clock frequency		-	-	5	MHz
t _r	rise time	SDOUT; 10 % to 90 % at 5 V	-	35	60	ns
t _f	fall time	SDOUT; 90 % to 10 % at 5 V	-	25	50	ns
t_{WH}	pulse width HIGH	SCLK	50	-	-	ns
t_{WL}	pulse width LOW	SCLK	50	-	-	ns
t _{SPILEAD}	SPI enable lead time	CS falling edge to SCLK rising edge	50	-	-	ns
t _{SPILAG}	SPI enable lag time	SCLK falling edge to $\overline{\text{CS}}$ rising edge	50	-	-	ns
t _{su(SDIN)}	SDIN set-up time	SDIN to SCLK falling edge	20	-	-	ns
t _{h(SDIN)}	SDIN hold time	from SCLK falling edge	30	-	-	ns
t _{en(SDOUT)}	SDOUT enable time	from CS LOW to SDOUT low-impedance; Figure 17	-	-	55	ns
$t_{\rm dis(SDOUT)}$	SDOUT disable time	from rising edge of $\overline{\text{CS}}$ to SDOUT high-impedance; Figure 17	-	-	85	ns
t _{v(SDOUT)}	SDOUT valid time	from rising edge of SCLK; Figure 18	-	-	55	ns
t _{su(SCLK)}	SCLK set-up time	SCLK falling to CS falling	50	-	-	ns
t _{h(SCLK)}	SCLK hold time	SCLK rising after CS rising	50	-	-	ns
t _{POR}	power-on reset pulse time	time before \overline{CS} is active after $V_{DD} > V_{POR}$	-	-	250	ns
t _{rel(int)}	interrupt release time	after CS going LOW; Figure 19	-	-	500	ns
$t_{v(INT_N)}$	valid time on pin INT	after INn changes or INT_EN goes HIGH	-	-	100	ns



PCA9701_PCA9702_3 © NXP B.V. 2008. All rights reserved.





12. Test information




Fig 17. Test circuitry for enable/disable times, SDOUT ($t_{en(SDOUT)}$) and $t_{dis(SDOUT)}$)




Fig 18. Test circuitry for switching times, SDOUT $(t_{v(SDOUT)})$




Fig 19. Test circuitry for switching times, INT

 R_L = load resistance.


C_L = load capacitance includes jig and probe capacitance.

 R_T = termination resistance should be equal to the output impedance Z_0 of the pulse generators.

13. Package outline

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



							-											
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT137-1	075E05	MS-013			-99-12-27 03-02-19	

Fig 20. Package outline SOT137-1 (SO24)

PCA9701_PCA9702_3 © NXP B.V. 2008. All rights reserved.

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



UNIT	A max.	A ₁	A ₂	А3	bp	C	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes


- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT355-1		MO-153				-99-12-27 03-02-19	

Fig 21. Package outline SOT355-1 (TSSOP24)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNI	Γ A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC JEDEC		JEITA		PROJECTION	ISSUE DATE	
SOT403-1		MO-153				-99-12-27 03-02-18	

Fig 22. Package outline SOT403-1 (TSSOP16)

PCA9701_PCA9702_3 © NXP B.V. 2008. All rights reserved.

24 terminals; body 4 x 4 x 0.75 mm SOT994-1 Terminal 1 index area A1 Getail X A2 Fig. 1/2 e B A2 Fig. 1/2 e B A3 Fig. 1/2 e B A4 Fig. 1/2 e Fig. 1/2

е

 e_2

1/2 e

2.5

scale

 $\frac{5}{1}$ mm

HWQFN24: plastic thermal enhanced very very thin quad flat package; no leads;

DIMENSIONS (mm are the original dimensions)

terminal 1 index area

UNIT	A(1) max	A ₁	b	С	D ⁽¹⁾	D _h	E ⁽¹⁾	Eh	е	e ₁	e ₂	L	v	w	у	У1
mm	0.8	0.05 0.00	0.30 0.18	0.2	4.1 3.9	2.25 1.95	4.1 3.9	2.25 1.95	0.5	2.5	2.5	0.5 0.3	0.1	0.05	0.05	0.1

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT994-1		MO-220				07-02-07 07-03-03	

Fig 23. Package outline SOT994-1 (HWQFN24)

PCA9701_PCA9702_3 © NXP B.V. 2008. All rights reserved.

14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 24</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 7 and 8

Table 7. SnPb eutectic process (from J-STD-020C)


Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm³)			
	< 350	≥ 350		
< 2.5	235	220		
≥ 2.5	220	220		

Table 8. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C) Volume (mm³)				
	< 350	350 to 2000	> 2000		
< 1.6	260	260	260		
1.6 to 2.5	260	250	245		
> 2.5	250	245	245		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 24.



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

15. Abbreviations

Table 9. Abbreviations

Acronym	Description
ASSP	Application Specific Standard Product
CAN	Controller Area Network
CDM	Charged-Device Model
DUT	Device Under Test
ECU	Electronic Control Unit
ESD	ElectroStatic Discharge
GPI	General Purpose Input
HBM	Human Body Model
HS-CAN	High-Speed Controller Area Network
LIN	Local Interconnect Network
LSB	Least Significant Bit
MM	Machine Model
MSB	Most Significant Bit
PCB	Printed-Circuit Board
PPAP	Production Part Approval Process
RC	Resistor-Capacitor network
SBC	System Basis Chip
SPI	Serial Peripheral Interface
μC	microcontroller

16. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9701_PCA9702_3	20081203	Product data sheet	-	PCA9701_PCA9702_2
PCA9701_PCA9702_3 Modifications:	 Section 1 "Ger 1st paragra 3rd paragra to " revers 4th paragra added (new Section 2 "Fea added (new 10th bullet: "350 V MM Section 3 "App 	neral description": oh, 3 rd sentence: appended ph, 2 nd sentence changed se battery, 27 V jump start ph: added "(AEC-Q100 qua v) 5 th paragraph tures": v) 3 rd bullet item	from " reverse batte and 40 V load dump o alification available)" "; changed from "600"	d of 2 V at 4.5 V node)" ry, and load dump conditions"
	 added Type added Table Section 7 "Fundattery, or load conditions" Table 3 "Interrule heading; change 	e number PCA9701PW/Q10 e note [1] and its reference ctional description", 1st par	ragraph, 2 nd sentence verse battery, 27 V jur ble": INT column: appe ss); added <u>Table note</u>	np start or 40 V load dump
	 Section 8 "App Figure 8 "Ty added Sect Table 5 "Static sub-section 	dication design-in informati pical application moved to ion 8.2 characteristics:	on": o (new) <u>Section 8.1 "C</u>	General application" ged from "0.3V _{DD} " to "0.4V _{DD} ";
	 sub-section C_i Max valu sub-section sub-section Table note 	"General Purpose Inputs" to changed from "2.5 pF" to "Interrupt output": change "SPI and control": C _i Max [1]: added phrase "for at leawaveform for t _{POR} timing" r	0.45.0 pF" d C ₀ Max value from 0.00 value changed from 0.00 ast 5 μs"	
PCA9701_PCA9702_2	•	Product data sheet	-	PCA9701_PCA9702_1
PCA9701_PCA9702_1		Objective data sheet	-	-

17. Legal information

17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

17.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

18. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PCA9701_PCA9702_3 © NXP B.V. 2008. All rights reserved.

Contact information 27

18

19

19. Contents

1	General description	. 1
2	Features	. 1
3	Applications	. 2
4	Ordering information	. 2
5	Block diagram	. 3
6	Pinning information	
6.1	Pinning	
6.2	Pin description	
7	Functional description	. 6
7.1	SPI bus operation	
7.1.1	CS - chip select	
7.1.2	SCLK - serial clock input	
7.1.3	SDIN - serial data input	
7.1.4	SDOUT - serial data output	
7.1.5 7.2	Register access timing	
7.2 7.3	Interrupt output	
7.3.1	V _{IL} , V _{IH} and switching points	
8	Application design-in information	
8.1	General application	10
8.2	Automotive application	10
8.2.1	SBC wake port extension with cyclic biasing .	11
8.2.1.1	UJA106x with PCA9701, standby	11
8.2.1.2	UJA106x with PCA9701, sleep	12
8.2.1.3	UJA107x with PCA9701, standby	13
8.2.2	Application examples including switches to	
	battery	13
9	Limiting values	14
10	Static characteristics	15
11	Dynamic characteristics	16
12	Test information	18
13	Package outline	19
14	Soldering of SMD packages	23
14.1	Introduction to soldering	23
14.2	Wave and reflow soldering	23
14.3	Wave soldering	23
14.4	Reflow soldering	24
15	Abbreviations	25
16	Revision history	26
17	Legal information	27
17.1	Data sheet status	27
17.2	Definitions	27
17.3	Disclaimers	
17.4	Trademarks	27

5.
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section 'Legal information'.

