



## Complementary MOSFET Half-Bridge (N- and P-Channel)

## KI4500BDY

## ■ Features

- TrenchFET Power MOSFET

■ Absolute Maximum Ratings  $T_A = 25^\circ\text{C}$ 

Parameter	Symbol	N-Channel		P-Channel		Unit	
		10 sec	Steady State	10 sec	Steady State		
Drain-Source Voltage	$V_{DS}$	20		-20		V	
Gate-Source Voltage	$V_{GS}$	$\pm 12$		$\pm 12$		V	
Continuous Drain Current $T_A = 25^\circ\text{C}$ ( $T_J = 150^\circ\text{C}$ )*	$I_D$	9.1	6.6	75.3	-3.8	A	
		$T_A = 70^\circ\text{C}$	7.3	5.3	-4.9	-3.1	A
Pulsed Drain Current	$I_{DM}$	30		-20		A	
Continuous Source Current (Diode Conduction)*	$I_S$	2.1	1.1	-2.1	-1.1	A	
Maximum Power Dissipation*	$P_D$	$T_A = 25^\circ\text{C}$	2.5	1.3	2.5	1.3	W
		$T_A = 70^\circ\text{C}$	1.6	0.8	1.6	0.8	W
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150				$^\circ\text{C}$	

\*Surface Mounted on FR4 Board;  $t \leq 10$  sec

■ Thermal Resistance Ratings  $T_A = 25^\circ\text{C}$ 

Parameter	Symbol	N-Channel		P-Channel		Unit	
		Typ	Max	Typ	Max		
Maximum Junction-to-Ambient*	$R_{thJA}$	$t \leq 10$ sec	40	50	41	50	$^\circ\text{C/W}$
		Steady State	75	95	75	95	
Maximum Junction-to-Foot	$R_{thJc}$	20	22	23	26		

\*Surface Mounted on FR4 Board.

## KI4500BDY

## ■ Electrical Characteristics Ta = 25°C

Parameter	Symbol	Testconditions	Min	Typ	Max	Unit
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	N-Ch	0.6	1.5	V
		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	P-Ch	-0.6	-1.5	
Gate Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±12 V	N-Ch		±100	nA
			P-Ch		±100	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0 V	N-Ch		1	μA
			P-Ch		-1	
		V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55°C	N-Ch		5	
			P-Ch		-5	
On State Drain Currenta	I <sub>D(on)</sub>	V <sub>DS</sub> = 5 V, V <sub>GS</sub> = 4.5 V	N-Ch	30		A
		V <sub>DS</sub> = -5 V, V <sub>GS</sub> = -4.5 V	P-Ch	-20		
Drain Source On State Resistance*	r <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 9.1A	N-Ch	0.016	0.020	Ω
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -5.3A	P-Ch	0.048	0.060	
		V <sub>GS</sub> = 2.5 V, I <sub>D</sub> = 3.3A	N-Ch	0.024	0.030	
		V <sub>GS</sub> = -2.5 V, I <sub>D</sub> = -1A	P-Ch	0.082	0.100	
Forward Transconductance*	g <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 9.1A	N-Ch	29		mS
		V <sub>DS</sub> = -15 V, I <sub>D</sub> = -5.3A	P-Ch	11		
Diode Forward Voltage*	V <sub>SD</sub>	I <sub>S</sub> = 2.1A, V <sub>GS</sub> = 0 V	N-Ch	0.8	1.2	V
		I <sub>S</sub> = -2.1A, V <sub>GS</sub> = 0 V	P-Ch	0.8	-1.2	
Total Gate Charge	Q <sub>g</sub>	N-Channel V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 9.1A	N-Ch	11	17	nC
Gate Source Charge	Q <sub>gs</sub>	P-Channel	N-Ch	2.5		
			P-Ch	1.3		
Gate Drain Charge	Q <sub>gd</sub>	V <sub>DS</sub> = -10 V, V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -5.3A	N-Ch	3.2		
			P-Ch	1.6		
Turn On Time	t <sub>d(on)</sub>	N Channel V <sub>DD</sub> = 10 V, R <sub>L</sub> = 10 Ω	N-Ch	35	50	ns
Rise Time	t <sub>r</sub>	I <sub>D</sub> = 1A, V <sub>GEN</sub> = 10V, R <sub>g</sub> = 6 Ω	N-Ch	50	80	
			P-Ch	35	60	
Turn Off Delay Time	t <sub>d(off)</sub>	P-Channel V <sub>DD</sub> = -10 V, R <sub>L</sub> = 10 Ω	N-Ch	31	50	
			P-Ch	55	85	
Fall Time	t <sub>f</sub>	I <sub>D</sub> = -1 A, V <sub>GEN</sub> = -4.5 V, R <sub>g</sub> = 6 Ω	N-Ch	15	30	
			P-Ch	35	60	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 2.1A, di/dt = 100 A/μs	N-Ch	30	60	
		I <sub>F</sub> = -2.1 A, di/dt = 100 A/μs	P-Ch	25	50	

\* Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.