

#### **Document Title**

#### 2M x 32 bit Low Power DDR SDRAM ( RMLD232UAW-7E ) Specification

#### **Revision History**

Revision No.	History	Draft Date	Remark
0.0	Initial Draft	Apr. 12 , 2006	Draft
0.1	Advanced spec. release	Jul. 21 , 2006	Advanced
0.2	AC/DC Values are modified. Wafer spec & PAD allocations are atteahed. PAD coordinates are not fixed (TBD).	Sep. 2 , 2006	Advanced
0.3	Pad allocation changed (NC Pad added to right bottom)	Sep. 21 , 2006	Advanced
0.4	AC (tDSS,tDSH) spec items are added. DC(lcc0,lcc2NS,lcc4R,lcc4W) spec value changed.	Nov. 14 , 2006	Advanced
0.5	PAD coordinates updated.	Dec. 6 , 2006	Advanced
0.6	PAD allocation changed. (BA0,BA1)	Dec. 19 , 2006	Advanced
0.7	tDS & tDH value changed. (@DDR266 : 0.8n -> 0.9n) tAC(CL=3), tDQSCK, tHZ value changed. (6.0n -> 7.0n) TCSR ICC6 Values updated.	Nov. 27 , 2007	Preliminary

#### **Emerging Memory & Logic Solutions Inc.**

4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea Zip Code : 690-717 Tel : +82-64-740-1700 Fax : +82-64-740-1749~1750 / Homepage : www.emlsi.com

The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to your questions about device. If you have any questions, please contact the EMLSI office.

1



#### 2M x 32 Low Power DDR SDRAM

#### **Features**

- 1.8V power supply, 1.8V I/O power
- Double-data-rate architecture; two data transfers per clock cycle
- Bidirectional data strobe(DQS)
- Four banks operation
- Differential clock inputs(CK and CK)
- MRS cycle with address key programs
  - CAS Latency (3)
  - Burst Length (2, 4, 8, 16)
  - Burst Type (Sequential & Interleave)
  - Partial Self Refresh Type (Full, 1/2, 1/4 array)
  - Internal Temperature Compensated Self Refresh
  - Driver strength (1, 1/2, 1/4, 1/8)
- Deep Power Down Mode
- All inputs except data & DM are sampled at the positive going edge of the system clock(CK).
- Data I/O transactions on both edges of data strobe, DM for masking.
- Edge aligned data output, center aligned data input.
- No DLL; CK to DQS is not synchronized.
- DM0 DM3 for write masking only.
- 15.6 µs auto refresh duty cycle.

#### **Opreating Frequency**

	DDR266	DDR222
Speed @CL2	83NHz	66Mbz
Speed @CL3	133\Mz	11111111111111111111111111111111111111

<sup>\*</sup>CL : CAS Latency

#### **Column Address Configuration**

Organization	Row Address	Column Address
$2 extsf{M} imes32$	A0 ~ A10	A0-A7

DM is internally loaded to match DQ and DQS identically.

#### **General Wafer Specifications**

• Process Technology: 0.125um Trench DRAM Process

Wafer thickness: 725 +/- 25um
Wafer Diameter: 8-inch



### **Input/Output Function Description**

SYMBOL	TYPE	DESCRIPTION
CK, CK	Input	Clock : CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$ . Internal clock signals are derived from CK/ $\overline{\text{CK}}$ .
CKE	Input	Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any bank). CKE is synchronous for all funtions except for disabling outputs, which is achieved asynchronously. Input buffers, excluding CK, CK and CKE, are disabled during power-down and self refresh mode which are contrived for low standby power consumption.
CS	Input	Chip Select: $\overline{\text{CS}}$ enables(registered LOW) and disables(registered HIGH) the command decoder. All commands are masked when $\overline{\text{CS}}$ is registered HIGH. $\overline{\text{CS}}$ provides for external bank selection on systems with multiple banks. $\overline{\text{CS}}$ is considered part of the command code.
RAS, CAS, WE	Input	Command Inputs : RAS, CAS and WE (along with CS) define the command being entered.
*1DM0, DM1 DM2, DM3	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. DM pins include dummy loading internally, to matches the DQ and DQS loading. For the x32, DM0 corresponds to the data on DQ0-DQ7; DM1 corresponds to the data on DQ8-DQ15; DM2 corresponds to the data on DQ16-DQ23; DM3 corresponds to the data on DQ24-DQ31.
BA0,BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, READ, WRITE or PRE-CHARGE command is being applied.
A [n:0]	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines wherther the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0,BA1. The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 determines which mode register (mode register or extended mode register) is loaded during the MODE REGISTER SET command.
*1DQ	I/O	Data Input/Output : Data bus
*1DQS0, DQS1 DQS2, DQS3	I/O	Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in write data. It is used to fetch write data. For the x32, DQS0 corresponds to the data on DQ0-DQ7; DQS1 corresponds to the data on DQ8-DQ15; DQS2 corresponds to the data on DQ16-DQ23; DQS3 corresponds to the data on DQ24-DQ31.
NC	-	No Connect : No internal electrical connection is present.
$V_{\mathrm{DDQ}}$	Supply	DQ Power Supply : 1.7V to 1.95V.
V <sub>SSQ</sub>	Supply	DQ Ground.
V <sub>DD</sub>	Supply	Power Supply : 1.7V to 1.95V.
V <sub>SS</sub>	Supply	Ground.



#### **Functional Description**





Figure.1 State diagram



#### Power Up Sequence for Low Power DDR SDRAM



#### NOTE:

- : Don't Care
- 1. Apply power and attempt to maintain CKE at a high state and all other inputs may be undefined. -Apply  $V_{DD}$  before or at the same time as  $V_{DDQ}$ .
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200 $\mu$ s.
- 3. Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5. Issue a mode register set command to initialize the mode register.
- 6. Issue a extended mode register set command to define PASR or DS operating type of the device after normal MRS.

 ${\sf EMRS}\ cycle\ is\ not\ mandatory\ and\ the\ {\sf EMRS}\ command\ needs\ to\ be\ issued\ only\ when\ either\ {\sf PASR}\ or\ {\sf DS}\ is\ used.$ 

The default state without EMRS command issued is half driver strength, and Full array refreshed.

The device is now ready for the operation selected by EMRS.

For operating with PASR or DS, set PASR of DS mode in EMRS setting stage.

In order to adjust another mode in the state of PASR or DS mode, additional EMRS set is required but power up sequence is not needed again at this time. In that case, all banks have to be in idle state prior to adjusting EMRS set.

5



### **Mode Register Definition**

#### Mode Register Set (MRS)

The mode register is designed to support the various operating modes of DDR SDRAM. It includes  $\overline{CAS}$  latency, addressing mode, burst length, test mode and vendor specific options to make DDR SDRAM useful for variety of applications. The default value of the mode register is not defined, therefore the mode register must be written in the power up sequence of DDR SDRAM. The mode register is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  (The DDR SDRAM should be in active mode with  $\overline{CKE}$  already high prior to writing into the mode register). The state of address pins  $A0\sim A10$  and BA0, BA1 in the same cycle as  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  going low is written in the mode register. Two clock cycles are required to complete the write operation in the mode register. Even if the power-up sequence is finished and some read or write operations is executed afterward, the mode register contents can be changed with the same command and four clock cycles. This command must be issued only when all banks are in the idle state. If mode register is changed, extended mode register automatically is reset and come into default state. So extended mode register must be set again. The mode register is divided into various fields depending on funtionality. The burst length uses  $A0\sim A2$ , addressing mode uses A3,  $\overline{CAS}$  latency(read latency from column address) uses  $A4\sim A6$ .  $A7\sim A10$  are used for test mode. BA0 and BA1 must be set to low for normal DDR SDRAM operation.




Figure.2 Mode Register Set



# Burst address ordering for burst length


Burst Length	Starting Address (A3, A2, A1, A0)	Sequential Mode	Interleave Mode
2	xxx0	0, 1	0, 1
2	xxx1	1, 0	1, 0
	xx00	0, 1, 2, 3	0, 1, 2, 3
4	xx01	1, 2, 3, 0	1, 0, 3, 2
-	xx10	2, 3, 0, 1	2, 3, 0, 1
-	xx11	3, 0, 1, 2	3, 2, 1, 0
	x000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	x001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	x010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	x011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
	x100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	x101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	x110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	x111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
	0000	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15
	0001	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0	1, 0, 3, 2, 5, 4, 7, 6, 9, 8, 11, 10, 13, 12, 15, 14
	0010	2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 1	2, 3, 0, 1, 6, 7, 4, 5, 10, 11, 8, 9, 14, 15, 12, 13
	0011	3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4, 11, 10, 9, 8, 15, 14, 13, 12
	0100	4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3, 12, 13, 14, 15, 8, 9, 10, 11
	0101	5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2, 13, 12, 15, 14, 9, 8, 11, 10
	0110	6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1, 14, 15, 12, 13, 10, 11, 8, 9
16	0111	7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0, 15, 14, 13, 12, 11, 10, 9, 8
10	1000	8, 9, 10, 11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7	8, 9, 10, 11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7
	1001	9, 10, 11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8	9, 8, 11, 10, 13, 12, 15, 14, 1, 0, 3, 2, 5, 4, 7, 6
	1010	10, 11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9	10, 11, 8, 9, 14, 15, 12, 13, 2, 3, 0, 1, 6, 7, 4, 5
<u>-</u>	1011	11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10	11, 10, 9, 8, 15, 14, 13, 12, 3, 2, 1, 0, 7, 6, 5, 4
	1100	12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3
<u>-</u>	1101	13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12	13, 12, 15, 14, 9, 8, 11, 10, 5, 4, 7, 6, 1, 0, 3, 2
	1110	14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13	14, 15, 12, 13, 10, 11, 8, 9, 6, 7, 4, 5, 2, 3, 0, 1
	1111	15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0



#### **Extended Mode Register Set (EMRS)**

The extended mode register is designed to support partial array self refresh or driver strength. EMRS cycle is not mandatory and the EMRS command needs to be issued only when either PASR or DS is used. The defalt state without EMRS command issued is  $\pm 85$  °C, all 4 banks refreshed and the half size of driver strength. The extended mode register is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and high on BA1, low on BA0(The DDR SDRAM should be in all bank precharge with  $\overline{CKE}$  already high prior to writing into the extended mode register). The state of address pins A0 ~ A10 in the same cycle as  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  going low is written in the extended mode register. Two clock cycles are required to complete the write operation in the extended mode register. Even if the power-up sequence is finished and some read or write operations is executed afterward, the mode register contents can be changed with the same command and four clock cycles. But this command must be issued only when all banks are in the idle state. A0 ~ A2 are used for partial array self refresh and A5 ~ A6 are used for driver strength. "High" on BA1 and "Low" on BA0 are used for EMRS. All the other address pins except A0, A1, A2, A5, A6, BA1, BA0 must be set to low for proper EMRS operation. Refer to the table for specific codes.

# Extended MRS for PASR(Partial Array Self Refresh) & DS & TCSR(Internal Temperature Compensated Self Refresh)



	Driver Strength						
<b>A</b> 6	A6 A5 Driver Streng						
0	0	Full					
0	1	1/2 (default)					
1	0	1/4					
1	1	1/8					

Self refresh cycle is controlled automatically by internal tem-
perature sensor and control cir-
cuit according to the four
temperature; Max 15 ℃, Max
45 $^{\circ}$ , Max 70 $^{\circ}$ , Max 85 $^{\circ}$

**Inernal TCSR** 

PASR						
<b>A</b> 2	<b>A</b> 1	A0	Size of Refreshed Array			
0	0	0	Four Banks (default)			
0	0	1	Two Banks (Bank 0,1)			
0	1	0	One Bank (Bank 0)			
0	1	1	Reserved			
1	0	0	Reserved			
1	0	1	Reserved			
1	1	0	Reserved			
1	1	1	Reserved			



#### **Internal Temperature Compensated Self Refresh (TCSR)**

#### Note:

- 1. In order to save power consumption, Low Power DDR SDRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically according to the four temperature range; Max.  $15^{\circ}$ C, Max.  $45^{\circ}$ C, Max.  $70^{\circ}$ C, Max.  $85^{\circ}$ C.
- 2. If the EMRS for external TCSR is issued by the controller, this EMRS code for TCSR is ignored.

Temperature Range	\$	Self Refresh Current (Icc6	6)	Unit
	Full Array	1/2 Array	1/4 Array	Omt
Max. 15 ℃	210	160	130	
Max. 45℃	220	170	135	
Max. 70℃	230	180	140	μΑ
Max. 85 ℃	250	190	150	

#### Partial Array Self Refresh (PASR)

#### Note

- 1. In order to save power consumption, Mobile DDR SDRAM includes PASR option.
- 2. Low Power DDR SDRAM supports three kinds of PASR in self refresh mode; Four banks, Two banks, One bank.

BA1=0 BA0=0 BA	BA1=0 BA0=0	BA1=0 BA0=1	
BA1=1 BA BA0=0 BA	BA1=1 BA0=0	BA1=1 BA0=1	

<sup>-</sup> Four Bank - Two Bank (Bank0,1) - One Bank (Bank0)

Partial Self Refresh Area

BA1=0

BA0=1

BA1=1

BA0=1

BA1=0

BA0=0

BA1=1 BA0=0

Figure.3 EMRS code and TCSR, PASR

9



#### **Precharge**

The precharge command is used to precharge or close a bank that has been activated. The precharge command is issued when  $\overline{CS}$ ,  $\overline{RAS}$  and  $\overline{WE}$  are low and  $\overline{CAS}$  is high at the rising edge of the clock. The precharge command can be used to precharge each bank respectively or all banks simultaneously. The bank select addresses(BA0, BA1) are used to define which bank is precharged when the command is initiated. For write cycle,  $t_{WR}(min.)$  must be satisfied until the precharge command can be issued. After  $t_{RP}$  from the precharge, an active command to the same bank can be initiated.

#### Bank selection for precharge by Bank Address bits

A10/AP	BA1	BA0	Precharge
0	0	0	Bank A Only
0	0	1	Bank B Only
0	1	0	Bank C Only
0	1	1	Bank D Only
1	Х	X	All Banks

#### No Operation(NOP) & Device Deselect

The device should be deselected by deactivating the  $\overline{CS}$  signal. In this mode DDR SDRAM should ignore all the control inputs. The DDR SDRAMs are put in NOP mode when  $\overline{CS}$  is active and by deactivating  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{WE}$ . Both Device Deselect and NOP command can not affect operation already in progress. So even if the device is deselected or NOP command is issued under operation, operation will be complete.



#### **Row Active**

The Bank Activation cimmand is issued by holding  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  high with  $\overline{\text{CS}}$  and  $\overline{\text{RAS}}$  low at the rising edge of the clock(CK). The DDR SDRAM has four independent banks, so two Bank Select addresses(BA0, BA1) are required. The Bank Activation command must be applied before any Read or Write operation is executed. The delay from the Bank Activation command to the first read or write command must meet or exceed the minimum of RAS to  $\overline{\text{CAS}}$  delay time(t<sub>RCD</sub> min). Once a bank has been activated, it must be precharged before another Bank Activation command can be applied to the same bank. The minimum time interval between interleaved Bank Activation comands(Bank A to Bank B and vice versa) is the Bank to Bank delay time(t<sub>RRD</sub> min).

#### **Bank Activation Command Cycle**




Figure.4 Bank activation command cycle timing

#### : Don't Care

#### **Read Bank**

This command is used after the row activate command to initiate the burst read of data. The read command is initiated by activating  $\overline{CS}$ ,  $\overline{CAS}$ , and deassertig  $\overline{WE}$ ,  $\overline{RAS}$  at the same clock sampling(rising) edge as described in the command truth table. The length of the burst and the CAS latency time will be determined by the values programmed during the MRS cycle.

#### Write Bank

This command is used after the row activate command to initiate the burst write of data. The write command is initiated by activating RAS, CS, WE, and deassertig RAS at the same clock sampling(rising) edge as described in the command truth table. The length of the burst will be determined by the values programmed during the MRS cycle.



#### **Essential Functionality for DDR SDRAM**

The essential functionality that is required for the DDR SDRAM device is described in this chapter

#### **Burst Read Operation**

Burst Read operation in DDR SDRAM is in the same manner as the SDRAM such that the burst read command is issued by asserting  $\overline{\text{CS}}$  and  $\overline{\text{CAS}}$  low while holding  $\overline{\text{RAS}}$  and  $\overline{\text{WE}}$  high at the rising edge of the clock(CK) after  $t_{\text{RCD}}$  from the bank activation. The address inputs (A0~A9) determine the starting address for the Burst. The Mode Register sets type of burst(Sequential or interleave) and burst length(2, 4, 8, 16). The first output data is available after the  $\overline{\text{CAS}}$  Latency from the READ command, and the consecutive data are presented on the falling and rising edge of Data Strobe(DQS) adopted by DDR SDRAM until the burst length is completed.

### < Burst Length=4, CAS Latency=3 >




Figure.5 Burst read operation timing



#### **Burst Write Operation**

The Burst Write command is issued by having  $\overline{\text{CS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{WE}}$  low while holding  $\overline{\text{RAS}}$  high at the rising edge of the clock(CK). The address inputs determine the starting column address. There is no write latency relative to DQS required for burst write cycle. The first data of a burst write cycle must be applied on the DQ pins  $t_{DS}(Data-in setup time)$  prior to data strobe edge enabled after  $t_{DQSS}$  from the rising edge of the clock(CK) that the write command is issued. The remaining data inputs must be supplied on each subsequent falling and rising edge of Data Strobe until the burst length is completed. When the burst has been finished, any additional data supplied to the DQ pins will be ignored.

#### < Burst Length=4 >




Figure.6 Burst write operation timing

The specific requirement is that DQS be valid(High or Low) on or before this CK edge.
 The case shown(DQS going from High\_Z to logic Low) applies when no writes were previously in progress on the bus.
 If a previous write was in progress, DQS could be High at this time, depending on t<sub>DQSS</sub>.



#### Read Interrupted by a Read

A Burst Read can be interrupted before completion of the burst by new Read command of any bank. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. The data from the first Read command continues to appear on the outputs until the  $\overline{\text{CAS}}$  latency from the interrupting Read command is satisfied. At this point the data from the interrupting Read command appears. Read to Read interval is minimum 1 Clock.




Figure.7 Read interrupted by a read timing

#### Read Interrupted by a Write & Burst Stop

To interrupt a burst read with a write command, Burst Stop command must be asserted to avoid data contention on the I/O bus by placing the DQs(Output drivers) in a high impedance state. To insure the DQs are tri-stated one cycle before the beginning of the write operation, Burst stop command must be applied at least 2 clock cycles for CL=2 and at least 3 clock cycles for CL=3 before the Write command.




Figure.8 Read interrupted by a Write and burst stop timing

The following functionality establishes how a Write command may interrupt a Read burst.

<sup>1.</sup> For Write commands interrupting a Read burst, a Burst Terminate command is required to stop the read burst and tristate the DQ bus prior to valid input write data. Once the Burst Terminate command has been issued, the minimum delay to a Write command =RU(CL) [CL is the CAS Latency and RU means round up to the nearest integer].

<sup>2.</sup> It is illegal for a Write command to interrupt a Read with autoprecharge command.



#### Read Interrupted by a Precharge

A Burst Read operation can be interrupted by precharge of the same bank. The minimum 1 clock is required for the read to precharge intervals. A precharge command to output disable latency is equivalent to the CAS latency.

#### < Burst Length=8, CAS Latency=3 > Command READ . Precharge NOP NOP NOP NOP NOP NOP NOP DQS Dout 2Dout 3Dout 4Dout 5Dout 6Dout Dout 0XDout CAS Latency=3 Interrupted by precharge

Figure.9 Read interrupted by a precharge timing

when a burst Read command is issued to a DDR SDRAM, a precharge command may be issued to the same bank before the Read burst is complete. The following functionality determines when a Precharge command may be given during a Read burst and when a new Bank Activate command may be issued to the same bank.

- For the earliest possible Precharge command without interrupting a Read burst, the Precharge command may be given on the
  rising clock edge which is CL clock cycles before the end of the Read burst where CL is the CAS Latency. A new Bank Activate
  command may be issued to the same bank after t<sub>RP</sub> (RAS Precharge time).
- 2. when a Precharge command interrupts a Read burst operation, the precharge command may be given on the rising clock edge which is CL clock cycles before the last data from the interrupted Read burst where CL is the CAS Latency. Once the last data word has been output, the output buffers are tristated, A new Bank Activate command may be issued to the same bank after the
- 3. For a Read with autoprecharge command, a new Bank Activate command may be issued to the same bank after t<sub>RP</sub> where t<sub>RP</sub> begins on the rising clock edge which is CL clock cycles before the end of the Read burst where CL is the CAS Latency. During Read with autoprecharge, the initiation of the internal precharge occurs at the same time as the earliest possible external Precharge command would initiate a precharge operation without interrupting the Read burst as described in 1 above.
- 4. For all cases above, t<sub>RP</sub> is an analog delay that needs to be converted into clock cycles. The number of clock cycles between a Precharge command and a new Bank Activate command to the same bank equals t<sub>RP</sub>/t<sub>CK</sub>(where t<sub>CK</sub> is the clock cycle time) with the result rounded up to the nearest integer number of clock cycles. (Note that rounding to x .5 is not possible since the Precharge and Bank Activate commands can only be given on a rising clock edge). In all cases, a Precharge operation cannot be initiated unless t<sub>RAS</sub>(min) [minimum Bank Activate to Precharge time] has been satisfied. This includes Read with autoprecharge commands where t<sub>RAS</sub>(min) must still be satisfied such that a Read with autoprecharge command has the same timing as a Read command followed by the earliest possible Precharge command which does not interrupt the burst.



#### Write Interrupted by a Write

A Burst Write can be interrupted before completion of the burst by a new Write command, with the only restriction that the interval that separates the commands must be at least one clock cycle. When the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied.

#### < Burst Length=4 >




Figure.10 Write interrupted by a write timing



#### Write Interrupted by a Precharge & DM

A burst write operation can be interrupted before completion of the burst by a precharge of the same bank. Random column access is allowed. A write recovery time( $t_{WR}$ ) is required from the last data to precharge command. When precharge command is asserted, any residual data from the burst write cycle must be masked by DM.




Figure.11 Write interrupted by a precharge and DM timing

Precharge timing for Write operations in DRAMs requires enough time to allow "write recovery" which is the time required by a DRAM core to properly store a full "0" or "1" level before a Precharge operation. For DDR SDRAM, a timing parameter, t<sub>WR</sub>, is used to indicate the required amount of time between the last valid write operation and a Precharge command to the same bank.

The precharge timing for writes is a complex definition since the write data is sampled by the data strobe and the address is sampled by the input clock. Inside the SDRAM, the data path is eventually synchronized with the address path by swithing clock domains from the data strobe clock domain to the input clock domain. This makes the definition of when a precharge operation can be initiated after a write very complex since the write recovery parameter must reference only the clock domain that is used to time the internal write operation, i.e., the input clock domain.

t<sub>WR</sub> starts on the rising clock edge after the last possible DQS edge that strobed in the last valid data and ends on the rising clok edge that strobes in the prechrge command.

- 1. For the earilest possible Precharge command following a Write burst without interrupting the burst, the minimum time for write recovery is defined by twp.
- 2. When a precharge command interrupts a Write burst operation, the data mask pin, DM, is used to mask input data during the time between the last valid write data and the rising clock edge on which the Precharge command is given. During this time, the DQS input is still required to strobe in the state of DM. The minimum time for write recovery is defined by t<sub>WR</sub>.
- 3. For a Write with autoprecharge command, a new Bank Activate command may be issued to the same bank after t<sub>WR</sub>+t<sub>RP</sub> where t<sub>WR</sub>+t<sub>RP</sub> starts on the falling DQS edge that strobed in the last valid data and ends on the rising clock edge that strobes in the Bank Activate command. During write with autoprecharge, the initiation of the internal precharge occurs at the same time as the earliest possible external Precharge command without interrupting the Write burst as described in 1 above.
- 4. In all cases, a Precharge operation cannot be initiated unless t<sub>RAS</sub>(min) [minimum Bank Activate to Precharge time] has been satisfied. This includes Write with autoprecharge commands where t<sub>RAS</sub>(min) must still be satisfied such that a Write with autoprecharge command has the same timing as a Write command followed by the earliest possible Precharge command which does not interrupt the burst.

17

5. Refer to "3.3.2 Burst write operation"



#### **Burst Stop**

The burst stop command is initiated by having  $\overline{RAS}$  and  $\overline{CAS}$  high with  $\overline{CS}$  and  $\overline{WE}$  low at the rising edge of the clock(CK). The burst stop command has the fewest restrictions making it the easiest method to use when terminating a burst read operation before it has been completed. When the burst stop command is issued during a burst read cycle, the pair of data and DQS(Data Strobe) go to a high impedance state after a delay which is equal to the  $\overline{CAS}$  latency set in the mode register. The burst stop command, however, is not supported during a write burst operation.




Figure.12 Burst stop timing

The Burst Stop command is a mandatory feature for DDR SDRAMs. The following functionality is required:

- 1. The BST command may only be issued on the rising edge of the onput clock, CK.
- 2. BST is only a valid command during Read bursts.
- 3. BST during a Write burst is undefined and shall not be used.
- 4. BST applies to all burst lengths.
- 5. BST is an undefined command during Read with autoprecharge and shall not be used.
- 6. When terminating a burst Read command, the BST command must be issued L<sub>BST</sub>("BST Latency") clock cycles before the clock edge at which the output buffers are tristated, where L<sub>BST</sub> equals the CAS latency for read operations.
- 7. When the burst terminates, the DQ and DQS pins are tristated.

The BST command is not byte controllable and applies to all bits in the DQ data word and the(all) DQS pin(s).



#### **DM** masking

The DDR SDRAM has a data mask function that can be used in conjunction with data write cycle, not read cycle. When the data mask is activated (DM high) during write operation, DDR SDRAM does not accept the corresponding data.(DM to data-mask latency is zero).

DM must be issued at the rising or falling edge of data strobe.

#### < Burst Length=8 >




Figure.13 DM masking timing



#### **Read with Auto Precharge**

If a read with auto-precharge command is issued, the DDR SDRAM automatically enters the precharge operation BL/2 clock later from a read with auto-precharge command when  $t_{RAS}(min)$  is satisfied. If not, the start point of precharge operation will be delayed until  $t_{RAS}(min)$  is satisfied. Once the precharge operation has started, the bank cannot be reactivated and the new command can not be asserted until the precharge time( $t_{RP}$ ) has been satisfied.




Figure.14 Read with auto precharge timing

#### \*NOTE:

The row active command of the precharge bank can be issued after t<sub>RP</sub> from this point.
 The new read/write command of other activated bank can be issued from this point.
 At burst read/write with auto precharge, CAS interrupt of the same bank is illegal.



### Write with Auto Precharge

If A10 is high when write command is issued, the write with auto-precharge function is performed. Any new command to the same bank should not be issued until the internal precharge is completed. The internal precharge begins after keeping twp (min).




Figure.15 Write with auto precharge timing

#### \*NOTE:

1. The row active command of the precharge bank can be issued after  $t_{RP}$  from this point.

The new read/write command of other activated bank can be issued from this point. At burst read/write with auto precharge, CAS interrupt of the same bank is illegal.



#### **Auto Refresh & Self Refresh**

#### Auto Refresh

An auto refresh command is issued by having  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  held low with CKE and  $\overline{\text{WE}}$  high at the rising edge of the clock(CK). All banks must be precharged and idle for  $t_{RP}(\text{min})$  before the auto refresh command is applied. No control of the external address pins is required once this cycle has started because of the internal address counter. When the refresh cycle has completed, all banks will be in the idle state. A delay between the auto refresh command and the next activate command or subsequent auto refresh command must be greater than or equal to the  $t_{AREC}(\text{min})$ .




Figure.16 Auto refresh timing

#### Self Refresh

A Self Refresh command is defined by having  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and CKE held low with  $\overline{\text{WE}}$  high at the rising edge of the clock. Once the self Refresh command is initiated, CKE must be held low to keep the device in Self Refresh mode. After 1 clock cycle from the self refresh command, all of the external control signals including sysem clock(CK,  $\overline{\text{CK}}$ ) can be disabled except CKE. The clock is internally disabled during Self Refresh operation to reduce power. To exit the Self Refresh mode, supply stable clock input before returning CKE high, assert deselect or NOP command and then assert CKE high. In case that the system uses burst auto refresh during normal operation, it is recommended to use burst 8192 auto refresh cycle immediately before entering self refresh mode and after exiting in self refresh mode. On the other hand, if the system uses the distributed auto refresh, the system only has to keep the refresh duty cycle.




Figure.17 Self refresh timing



#### Power down

The device enters power down mode when CKE Low, and it exits when CKE High. Once the power down mode is initiated, all of the receiver circuits except CK and CKE are gated off to reduce power consumption. The both bank should be in idle state prior to entering the precharge power down mode and CKE should be set high at least 1  $t_{CK}+t_{IS}$  prior to Row active command. During power down mode, refresh operations cannot be performed, therefore the device cannot remain in power down mode longer than the refresh period( $t_{REF}$ ) of the device.




Figure.18 Power down entry and exit timing



### Command Truth Tabe (V=Valid, X=Don,t Care, H=Logic High, L=Logic Low)

	COMMAND		CKEn-1	CKEn	cs	RAS	CAS	WE	BA0,1	A10/AP	A9 ~ A0	Note				
Register	Mode Regist	er Set	Н	Х	L	L	L	L	OP CODE		1,2					
	Auto Refresh	1		Н						٧,		3				
		Entry	Н Н	L	L	L	L	Н		Х		3				
Refresh	Self Refresh	F			L	Н	Н	Н		Х		3				
		Exit	L	Н	Н	Х	Х	Х		Χ		3				
Bank Active & I	Row Addr.		Н	Х	L	L	Н	Н	٧	Row /	Address					
Read &	Auto Prechai	rge Disable		х		Н			.,	L	Column	4				
Column Address	Auto Prechai	rge Enable	Н	^	L	Н	L	Н	V	Н	Address (A0 ~ A7)	4				
Wrie &	Auto Prechai	rge Disable		V					.,,	L.	Column	4				
Column Address	Auto Prechai	rge Enable	Н Н	Х	L	Н	L	L	V	Н	Address (A0 ~ A7)	4, 6				
Entry		Н	L	L	Н	Н	L	X								
Deep Power Do	OWII	Exit	L	Н	Н	Х	Х	Х		^						
Burst Stop			Н	Х	L	Н	Н	L		Х		7				
Precharge	Bank Selection	Bank Selection		Selection H		Bank Selection		х	L	L	Н	L	٧	L	Х	
Frecharge	All Banks				L		''	L	Х	н		5				
		Entry	Н	L	Н	Х	Х	Х								
Active Power D	own	Litty		_	L	V	V	V								
		Exit	L	Н	Х	Х	Х	Х								
	- ·		Entry H		- 11	L	Н	Х	Х	Х						
Precharge Pow	echarge Power Down Mode			_	L	Н	Н	Н		Х						
Frecharge Fow	ei Dowii wode	Exit	L	Н	Н	Х	Х	Х		^						
EXIT		L		L	V	V	V	1								
DM			Н			Х				Х		8				
No operation (A	NOP) : Not define	d	Н	х	Н	Х	Х	Х		Х		9				
ino operation (i	NOF). NOLUBIINE	u	Н		L	Н	Н	Н		Χ		9				

- 1. OP Code: Operation Code. A0 ~ A10 & BA0 ~ BA1: Program keys. (@EMRS/MRS)
- 2. EMRS/MRS can be issued only at all banks precharge state.
  - A new command can be issued 2 clock cycles after EMRS or MRS.
- 3. Auto refresh functions are same as the CBR refresh of DRAM.
  - The automatical precharge without row precharge command is meant by "Auto".
  - Auto/self refresh can be issued only at all banks precharge state.
- 4. BA0 ~ BA1 : Bank select addresses.
- 5. If A10/AP is "High" at row precharge, BA0 and BA1are ignored and all banks are selected.
- 6. During burst write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at t<sub>RP</sub> after the end of burst.
- 7. Burst stop command is valid at every burst length.
- 8. DM sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0).
- 9. This combination is not defined for any function, which means "No Operation(NOP)" in DDR SDRAM.



Current State	cs	RAS	CAS	WE	Address	Command	Action
	L	Н	Н	L	x	Burst Stop	ILLEGAL*2
	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL*2
PRECHARGE	L	L	H	Н	BA, RA	Active	Bank Active, Latch RA
STANDBY	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL <sup>*4</sup>
	L	L	L	Н	х	Refresh	AUTO-Refresh <sup>*5</sup>
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode Register Set <sup>*5</sup>
	L	Н	H	L	Х	Burst Stop	NOP
	L	Н	L	Н	BA, CA, A10	READ/READA	Begin Read, Latch CA, Determine Auto-Precharge
ACTIVE	L	Н	٦	L	BA, CA, A10	WRITE/WRITEA	Begin Write, Latch CA, Determine Auto-Precharge
STANDBY	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL*2
	L	L	H	L	BA, A10	PRE/PREA	Precharge/Precharge All
	L	L	L	H	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	х	Burst Stop	Terminate Burst
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate Burst, Latch CA, Begin New Read, Determine Auto-Precharge <sup>*3</sup>
READ	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	ILLEGAL
	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL*2
	L	L	Н	L	BA, A10	PRE/PREA	Terminate Burst, Precharge
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



Current State	cs	RAS	CAS	WE	Address	Command	Action
	L	Н	Н	L	Х	Burst Stop	ILLEGAL
	L	Н	L	Ħ	BA, CA, A10	READ/READA	Terminate Burst with DM=High, Latch CA, Begin Read, Determine Auto-Precharge <sup>*3</sup>
WRITE	L	н	L	L	BA, CA, A10	WRITE/WRITEA	Terminate Burst, Latch CA, Begin new Write, Determine Auto- Precharge*3
	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL*2
	L	L	Н	L	BA, A10	PRE/PREA	Terminate Burst with DM=High, Precharge
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	Х	Burst Stop	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL, Different Bank is LEGAL
READ with	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	ILLEGAL, Different Bank is LEGAL
AUTO PRECHARGE <sup>*6</sup>	L	L	Н	Н	BA, RA	Active	ILLEGAL, Different Bank is LEGAL
(READA)	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL, Different Bank is LEGAL
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	Х	Burst Stop	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL, Different Bank is LEGAL
WRITE with	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	ILLEGAL, Different Bank is LEGAL
AUTO PRECHARGE <sup>*7</sup>	L	L	Н	Н	BA, RA	Active	ILLEGAL, Different Bank is LEGAL
(WRITEA)	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL, Different Bank is LEGAL
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



Current State	cs	RAS	CAS	WE	Address	Command	Active
	L	Н	Н	L	Х	Burst Stop	ILLEGAL*2
	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL*2
PRECHARGING	L	L	Н	Н	BA, RA	Active	ILLEGAL*2
(DURING t <sub>RP</sub> )	L	L	Н	L	BA, A10	PRE/PREA	NOP <sup>*4</sup> (Idle after t <sub>RP</sub> )
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	Х	Burst Stop	ILLEGAL*2
	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL*2
ROW ACTIVATING	L	L	Н	Н	BA, RA	Active	ILLEGAL*2
(FROM ROW ACTIVE TO t <sub>RCD</sub> )	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL*2
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	Х	Burst Stop	ILLEGAL*2
	L	Н	L	Н	BA, CA, A10	READ	ILLEGAL*2
WRITE	L	Н	L	L	BA, CA, A10	WRITE	WRITE
RECOVERING (DURING t <sub>WR</sub> OR t <sub>CDLR</sub> )	L	L	Н	Н	BA, RA	Active	ILLEGAL*2
(BOTTING IWR OTT ICDLR)	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL*2
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



Current State	cs	RAS	CAS	WE	Address	Command	Action
	L	Н	Н	L	x	Burst Stop	ILLEGAL
	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL
REFRESHING	L	L	Н	Н	BA, RA	Active	ILLEGAL
NEFRESHING	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL
	L	L	L	Н	x	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	x	Burst Stop	ILLEGAL
	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL
MODE REGISTER	L	L	Н	Н	BA, RA	Active	ILLEGAL
SETTING	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL
	L	L	L	Н	х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



Current State	CKEn-1	CKEn	cs	RAS	CAS	WE	Add	Action
	L	Н	Н	Х	Х	Х	Х	Exit Self-Refresh
	L	Н	L	Н	Н	Н	Х	Exit Self-Refresh
SELF-	L	Н	L	Н	Н	L	Х	ILLEGAL
REFRESHING*8	L	Н	L	Н	L	Х	Х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	Х	Х	Х	Х	Х	NOP(Maintain Self-Refresh)
POWER	L	Н	Х	Х	Х	Х	Х	Exit Power Down(Idle after t <sub>PDEX</sub> )
DOWN	L	L	Х	Х	Х	Х	Х	NOP(Maintain Power Down)
DEEP POWER	L	Н	Н	Х	Х	Х	Х	Exit Deep Power Down *10
DOWN	L	L	Х	Х	Х	Х	Х	NOP(Maintain Deep Power Down)
	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table
	Н	L	L	L	L	Н	Х	Enter Self-Refresh
	Н	L	Н	Х	Х	Х	Х	Enter Power Down
ALL BANKS	Н	L	L	Н	Н	Н	Х	Enter Power Down
IDLE <sup>*9</sup>	Н	L	L	Н	Н	L	Х	ILLEGAL
	Н	L	L	Н	L	Х	Х	ILLEGAL
	Н	L	L	L	Х	Х	Х	ILLEGAL
	L	Х	Х	Х	Х	Х	Х	Refer to Current State=Power Down
ANY STATE	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table
other than								
listed above								

#### ABBREVIATIONS:

H=High Level, L=Low level, X=Don't Care

#### NOTE

- 1. All entries assume that CKE was High during the preceding clock cycle and the current clock cycle.
- 2. ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA, depending on the state of that bank.
- 3. Must satisfy bus contention, bus turn around and write recovery requirements.
- 4. NOP to bank precharging or in idle sate. May precharge bank indicated by BA.
- 5. ILLEGAL if any bank is not idle.
- 6. Refer to "Read with Auto Precharge Timing Diagram" for detailed information.
- 7. Refer to "Write with Auto Precharge Timing Diagram" for detailed infotmation.
- 8. CKE Low to High transition will re-enable CK,  $\overline{\text{CK}}$  and other inputs asynchronously. A minimum setup time must be satisfied before issuing any command other than EXIT.
- 9. Power-Down and Self-Refresh and Deep Power Down Mode can be entered only from All Bank Idle state.
- 10. The Deep Power Down Mode is exited by asserting CKE high and full initialization is required after exting Deep Power Down Mode.

ILLEGAL = Device operation and/or data integrity are not guaranteed.



#### **Absolute maximum ratings**

Parameter	Symbol	Value	Uint
Voltage on any pin relative to V <sub>SS</sub>	$V_{IN}, V_{OUT}$	-0.5 ~ 2.7	V
Voltage on V <sub>DD</sub> supply realtive to V <sub>SS</sub>	V <sub>DD</sub>	-0.5 ~ 2.7	V
Voltage on V <sub>DD</sub> supply realtive to V <sub>SS</sub>	V <sub>DDQ</sub>	-0.5 ~ 2.7	V
Storage temperature	T <sub>STG</sub>	-55 ~ +150	$^{\circ}$
Operatiing temperature	T <sub>A</sub>	-25 ~ +85	$^{\circ}$
Power dissipation	$P_{D}$	1.0	W
Short circuit current	I <sub>OS</sub>	50	mA

**NOTE :** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommand operation condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

### **DC Operating Conditions & Specifications**

DC Operating Conditions

### **Recommended operating conditions** (Voltage referenced to $V_{SS}$ =0V, $T_A$ =-25 $^{\circ}$ to 85 $^{\circ}$ )

Parameter	Symbol	Min	Max	Unit	Note
Supply voltage(for device with a nominal V <sub>DD</sub> of 1.8V)	$V_{DD}$	1.7	1.95	V	1
I/O supply voltage	$V_{\mathrm{DDQ}}$	1.7	1.95	V	1
Input logic high voltage	V <sub>IH</sub> (DC)	0.7 x V <sub>DDQ</sub>	V <sub>DDQ</sub> + 0.3	V	2
Input logic low voltage	V <sub>IL</sub> (DC)	-0.3	0.3 x V <sub>DDQ</sub>	V	2
Output logic high voltage	V <sub>OH</sub> (DC)	0.9 x V <sub>DDQ</sub>	-	V	I <sub>OH</sub> = -0.1 mA
Output logic low voltage	V <sub>OL</sub> (DC)	-	0.1 x V <sub>DDQ</sub>	V	$I_{OL} = 0.1  \text{mA}$
Input leakage current	I <sub>I</sub>	-2	2	μΔ	
Output leakage current	I <sub>OZ</sub>	-5	5	μΔ	

#### NOTE

- 1. Under all conditions,  $V_{\mbox{\scriptsize DDQ}}$  must be less than or equal to  $V_{\mbox{\scriptsize DD}}$
- 2. These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation.



#### **DC CHARACTERISTICS**

Recommended operating conditions (Voltage referenced to  $\rm V_{SS}$  = 0V, Temp = -25 to 85  $^{\circ}\!\!\rm C)$ 

Parameter	Symbol	Test Condition		DDR 266	DDR 222	Unit	
Operating Current (One Bank Active/Precharge current)	I <sub>DD0</sub>	t <sub>RC</sub> =t <sub>RC</sub> min; t <sub>CK</sub> =t <sub>CK</sub> min; CKE is HIGH; $\overline{\text{CS}}$ is commands; address inputs are switching every tw Data bus inputs are stable		80	75	mA	
Operating Current (One Bank Active-Read-Pre- charge current; Burst=4)	I <sub>DD1</sub>	$t_{RC}$ = $t_{RC}$ min; $t_{CK}$ = $t_{CK}$ min ; CKE is HIGH; $t_{OUT}$ = 0 m. Address and control inputs changing once per close		100	95	mA	
Precharge Standby	I <sub>DD2</sub> P	All banks idle, CKE is LOW; $\overline{CS}$ is HIGH, t <sub>CK</sub> =t <sub>CK</sub> min; Address and control inputs are switching every two clock cycles; Data bus inputs are stable					
Current in power-down mode	I <sub>DD2</sub> PS	All banks idle, CKE is LOW; CS is HIGH, C address and control inputs are switching every two Data bus inputs are stable		O	.5	- mA	
Precharge Standby Current in non power-down	I <sub>DD2</sub> N	All banks idle, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, $t_{\text{CK}}$ =1 control inputs are switching every two clock cycles Data bus inputs are stable		20	15		
mode	I <sub>DD2</sub> NS	All banks idle, CKE is HIGH; CS is HIGH, C Address and control inputs are switching every two Data bus inputs are stable		10	10	- mA	
Active Standby Current	I <sub>DD3</sub> P	One bank active, CKE is LOW; $\overline{\text{CS}}$ is HIGH, $t_{\text{CK}} = t_{\text{CK}}$ Address and control inputs switching every two clopata bus inputs are stable	5				
in power-down mode I <sub>DD3</sub> PS		One bank active, CKE is LOW; CS is HIGH, C Address and control inputs are switching every two Data bus inputs are stable			3	- mA	
Active Standby Current in non power-down mode	I <sub>DD3</sub> N	One bank active, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, $t_{\text{CK}}$ =1 Address and control inputs switching every two clopata bus inputs are stable	25	20	mA		
(One Bank Active)	I <sub>DD3</sub> NS	One bank active, CKE is HiGH; CS is HIGH, C Address and control inputs are switching every two Data bus inputs are stable		20	15	mA	
Operating Current (Burst Mode)	I <sub>DD4</sub> R	One bank active; BL=4; CL=3; t <sub>CK</sub> =t <sub>CK</sub> min; Con I <sub>OUT</sub> = 0 mA; Address inputs are switching; 50% data change each burst tranfer	ntinuous read bursts;	120	115	mA	
(Buist Mode)	I <sub>DD4</sub> W	One bank active; BL=4; t <sub>CK</sub> =t <sub>CK</sub> min; Continuous w Address inputs are switching; 50% Data change e		100	95	mA	
Refresh Current	I <sub>DD5</sub>	t <sub>RC</sub> =t <sub>RFC</sub> min; t <sub>CK</sub> =t <sub>CK</sub> min; burst refresh; CKE is HI Address and control inputs are switching; Data but		100	95	mA	
			TCSR Range	Max 45	Max 85	$^{\circ}$	
Self Refresh Current	I <sub>DD6</sub>	CKE is LOW; t <sub>CK</sub> = t <sub>CK</sub> min; Extended Mode Register set to all 0's; address	4 Banks	220	250		
	- סחמ	and control inputs are stable; Data bus inputs are stable	2 Banks	170	190	μA	
			1 Bank	135	150		
Deep Power Down Current	I <sub>DD8</sub> *1	Address and control inputs are stable; Data bus inputs are stable 10					

#### NOTE:

- 1. DPD (Deep Power Down) function is an optional feature, and it will be enabled upon request. Please contact Ramsway for more information.
- 2.  $\ensuremath{I_{DD}}$  specifications are tested after the device is properly intialized.
- 3. Input slew rate is 1V/ns.
- 4. Definitions for I<sub>DD</sub>:

LOW is defined as  $V_{IN} \leq 0.1^*V_{DDQ}$ ;

HIGH is defined as  $V_{IN} \geq 0.9^*V_{DDQ}$ ;



STABLE is defined as inputs stable at a HIGH or LOW level;

SWITCHING is defined as:

- -address and command: inputs changing between HIGH and LOW once per two clock cycles
- -data bus inputs: DQ changing between HIGH and LOW once per clock cycle; DM and DQS are STABLE.

### **AC operating Conditions & Timing Specification**

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input High (Logic 1) Voltage, all inputs	V <sub>IH</sub> (AC)	0.8 x V <sub>DDQ</sub>	V <sub>DDQ</sub> + 0.3	V	1
Input Low (Logic 0) Voltage, all inputs	V <sub>IL</sub> (AC)	-0.3	0.2 x V <sub>DDQ</sub>	V	1
Input Crossing Point Voltage, CK and $\overline{\text{CK}}$ inputs	V <sub>IX</sub> (AC)	0.4 x V <sub>DDQ</sub>	0.6 x V <sub>DDQ</sub>	٧	2

#### NOTE:

- 1. These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation.
- 2. The value of  $V_{IX}$  is expected to equal  $0.5*V_{DDQ}$  of the transmitting device and must track variations in the DC level of the same.



## **AC Timing Parameters & Specification**

Clack cycle time	Parameter		Symbol	DDR	266	DDR	222	Unit	Note
Clast cycle time	r arameter		Cymbol	Min	Max	Min	Max	O.m.	Note
CL-3	Clock cycle time	CL=2	tox	12.0		15.0		ne	
Row active time	Glock cycle and	CL=3	·CK	7.5		9		115	
RAS to GAS delay	Row cycle time		t <sub>RC</sub>	67.5		81		ns	
Row precharge time	Row active time		t <sub>RAS</sub>	45	70,000	54	70,000	ns	
Note   Property   P	RAS to CAS delay		t <sub>RCD</sub>	22.5		27		ns	
Write recovery time         1 kw         15         15         15         18         18         18         18         18         18         18         18         18         18         18         18         2*Coc+*lap*         1         2*Coc+*lap*         2*Coc**lap*         1	Row precharge time		t <sub>RP</sub>	22.5		27		ns	
Last data in to Active delay   1 to   2 to   1 t	Row active to Row active delay		t <sub>RRD</sub>	15		15		ns	
Last data in to Read command   Cou.a   1   1   1   1   1   1   1   1   1	Write recovery time		t <sub>WR</sub>	15		15		ns	
Col. address to Col. address dealy	Last data in to Active delay		t <sub>DAL</sub>	2*t <sub>CK</sub> +t <sub>RP</sub>		2*t <sub>CK</sub> +t <sub>RP</sub>		-	2
Clock high level width	Last data in to Read command		t <sub>CDLR</sub>	1		1		t <sub>CK</sub>	
Clock low level width   Cit   Cit	Col. address to Col. address dealy		t <sub>CCD</sub>	1		1		t <sub>CK</sub>	
Output data access time from CK/CK         CL=2 CL=3 CL=3 CL=3         tac         2.0         8.0         2.5         8.0 CM         Ins           DQS output data access time from CK/CK         CL=2 CL=3 CL=3 CM CM         todack         2.0         8.0         2.5         8.0         Ins           Data storbe edge to output data edge         todac         todac         2.0         6.0         2.5         6.0         0.7         Ins           DQS Read Preamble         CL=2 CL=3 TRPRE CL=3         0.5         1.1         0.5 <td>Clock high level width</td> <td></td> <td>t<sub>CH</sub></td> <td>0.45</td> <td>0.55</td> <td>0.45</td> <td>0.55</td> <td>t<sub>CK</sub></td> <td></td>	Clock high level width		t <sub>CH</sub>	0.45	0.55	0.45	0.55	t <sub>CK</sub>	
Cuput data access time from CK/CK   CL=3   CL=2   CL=3   CL=2   CL=3   CL=3   CL=2   CL=3	Clock low level width		t <sub>CL</sub>	0.45	0.55	0.45	0.55	t <sub>CK</sub>	
CL=3	0.1.1.1	CL=2		2.0	8.0	2.5	8.0		
DAS output data access time from CK/CK   CL=3   todasck   2.0   6.0   2.5   6.0	Output data access time from CK/CK	CL=3	- <sup>L</sup> AC	2.0	6.0	2.5	6.0	ns	3
Data storbe edge to output data edge	DOO 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	CL=2	t	2.0	8.0	2.5	8.0		
DQS Read Preamble   CL=2   Tape   0.5   1.1   0.5   1.1   Table   Tape   0.5   Table   Tape   Tape	DQS output data access time from CK/CK	CL=3	- IDQSCK	2.0	6.0	2.5	6.0	ns	
DQS Read Preamble   CL=3	Data storbe edge to output data edge		t <sub>DQSQ</sub>		0.6		0.7	ns	
CL=3	DOS Read Preamble	CL=2	toppe	0.5	1.1	0.5	1.1	tox	
CK to valid DQS-in	Dae ricad i realiible	CL=3	HE	0.9	1.1	0.9	1.1	*CK	
DQS-in write preamble setup time    twpRES   0   0   0   0   0   0   0   0   0	DQS Read Postamble		t <sub>RPST</sub>	0.4	0.6	0.4	0.6	t <sub>CK</sub>	
DQS-in write preamble hold time         t <sub>WPREH</sub> 0.25         t <sub>CK</sub> DQS-in write postamble time         t <sub>WPST</sub> 0.4         0.6         0.4         0.6         t <sub>CK</sub> DQS-in write preamble time         t <sub>WPRE</sub> 0.25         0.25         t <sub>CK</sub> DQS-in high level width         t <sub>DQS</sub> -In high level width         0.4         0.6         0.4         0.6         t <sub>CK</sub> DQS-in low level width         t <sub>DQS</sub> -In low level width         t <sub>DQS</sub> -In low level width         0.6         0.4         0.6         t <sub>CK</sub> DQS falling edge to CK set-up time         t <sub>DSS</sub> 0.2         0.2         t <sub>CK</sub> DQS falling edge hold time from CK         t <sub>DSH</sub> 0.2         0.2         t <sub>CK</sub> DQS-in cycle time         t <sub>DSC</sub> 0.9         1.1         0.9         1.1         t <sub>CK</sub> Address and Control Input setup time         t <sub>IS</sub> 1.3         1.5         III         III           Address and Control Input hold time         t <sub>IH</sub> 1.3         1.5         III         III           Address and Control input pulse width         t <sub>IP</sub> 2.6         3.0         III         III         III           DQ & DM setup time to DQS	CK to valid DQS-in		t <sub>DQSS</sub>	0.75	1.25	0.75	1.25	t <sub>CK</sub>	
DQS-in write postamble time         t <sub>WPST</sub> 0.4         0.6         0.4         0.6         t <sub>CK</sub> DQS-in write preamble time         t <sub>WPRE</sub> 0.25         0.25         t <sub>CK</sub> DQS-in high level width         t <sub>DQSH</sub> 0.4         0.6         0.4         0.6         t <sub>CK</sub> DQS-in low level width         t <sub>DQSH</sub> 0.4         0.6         0.4         0.6         t <sub>CK</sub> DQS falling edge to CK set-up time         t <sub>DSS</sub> 0.2         0.2         t <sub>CK</sub> DQS falling edge hold time from CK         t <sub>DSH</sub> 0.2         0.2         t <sub>CK</sub> DQS-in cycle time         t <sub>DSC</sub> 0.9         1.1         0.9         1.1         t <sub>CK</sub> Address and Control Input setup time         t <sub>IS</sub> 1.3         1.5         IIS           Address and Control Input hold time         t <sub>IH</sub> 1.3         1.5         IIS           Address and Control input pulse width         t <sub>IPW</sub> 2.6         3.0         IIS           DQ & DM setup time to DQS         t <sub>DH</sub> 0.8         1.1         IIS           DQ & DM input pulse width         t <sub>DH</sub> 0.8         1.1         IIS	DQS-in write preamble setup time		t <sub>WPRES</sub>	0		0		ns	4
DQS-in write preamble time         t <sub>WPRE</sub> 0.25         t <sub>CK</sub> DQS-in high level width         t <sub>DQSH</sub> 0.4         0.6         0.4         0.6         t <sub>CK</sub> DQS-in low level width         t <sub>DQSL</sub> 0.4         0.6         0.4         0.6         t <sub>CK</sub> DQS falling edge to CK set-up time         t <sub>DSS</sub> 0.2         0.2         t <sub>CK</sub> DQS falling edge hold time from CK         t <sub>DSH</sub> 0.2         0.2         t <sub>CK</sub> DQS-in cycle time         t <sub>DSC</sub> 0.9         1.1         0.9         1.1         t <sub>CK</sub> Address and Control Input setup time         t <sub>IS</sub> 1.3         1.5         ns           Address and Control Input hold time         t <sub>IH</sub> 1.3         1.5         ns           Address and Control input pulse width         t <sub>IPW</sub> 2.6         3.0         ns           DQ & DM setup time to DQS         t <sub>DH</sub> 0.8         1.1         ns           DQ & DM input pulse width         t <sub>DH</sub> 0.8         1.1         ns	DQS-in write preamble hold time		t <sub>WPREH</sub>	0.25		0.25		t <sub>CK</sub>	
DQS-in high level width         tDQSH         0.4         0.6         0.4         0.6         tCK           DQS-in low level width         tDQSL         0.4         0.6         0.4         0.6         tCK           DQS falling edge to CK set-up time         tDSS         0.2         0.2         tCK           DQS falling edge hold time from CK         tDSH         0.2         0.2         tCK           DQS-in cycle time         tDSC         0.9         1.1         0.9         1.1         tCK           Address and Control Input setup time         tIS         1.3         1.5         ns           Address and Control Input hold time         tIH         1.3         1.5         ns           Address and Control input pulse width         tIPW         2.6         3.0         ns           DQ & DM setup time to DQS         tDS         0.8         1.1         ns           DQ & DM hold time to DQS         tDH         0.8         1.1         ns           DQ & DM input pulse width         tDIPW         1.8         2.4         ns	DQS-in write postamble time		t <sub>WPST</sub>	0.4	0.6	0.4	0.6	t <sub>CK</sub>	
DQS-in low level width         tDQSL         0.4         0.6         0.4         0.6         tCK           DQS falling edge to CK set-up time         tDSS         0.2         0.2         tCK           DQS falling edge hold time from CK         tDSH         0.2         0.2         tCK           DQS-in cycle time         tDSC         0.9         1.1         0.9         1.1         tCK           Address and Control Input setup time         tIS         1.3         1.5         ns           Address and Control Input hold time         tIH         1.3         1.5         ns           Address and Control input pulse width         tIPW         2.6         3.0         ns           DQ & DM setup time to DQS         tDS         0.8         1.1         ns           DQ & DM hold time to DQS         tDH         0.8         1.1         ns           DQ & DM input pulse width         tDIPW         1.8         2.4         ns	DQS-in write preamble time		t <sub>WPRE</sub>	0.25		0.25		t <sub>CK</sub>	
DQS falling edge to CK set-up time         tDSS         0.2         0.2         tCK           DQS falling edge hold time from CK         tDSH         0.2         0.2         tCK           DQS-in cycle time         tDSC         0.9         1.1         0.9         1.1         tCK           Address and Control Input setup time         tIS         1.3         1.5         ns           Address and Control Input hold time         tIH         1.3         1.5         ns           Address and Control input pulse width         tIPW         2.6         3.0         ns           DQ & DM setup time to DQS         tDS         0.8         1.1         ns           DQ & DM hold time to DQS         tDH         0.8         1.1         ns           DQ & DM input pulse width         tDIPW         1.8         2.4         ns	DQS-in high level width		t <sub>DQSH</sub>	0.4	0.6	0.4	0.6	t <sub>CK</sub>	
DQS falling edge hold time from CK         tDSH         0.2         0.2         tCK           DQS-in cycle time         tDSC         0.9         1.1         0.9         1.1         tCK           Address and Control Input setup time         tIS         1.3         1.5         ns           Address and Control Input hold time         tIH         1.3         1.5         ns           Address and Control input pulse width         tIPW         2.6         3.0         ns           DQ & DM setup time to DQS         tDS         0.8         1.1         ns           DQ & DM hold time to DQS         tDH         0.8         1.1         ns           DQ & DM input pulse width         tDIPW         1.8         2.4         ns	DQS-in low level width		t <sub>DQSL</sub>	0.4	0.6	0.4	0.6	t <sub>CK</sub>	
DQS-in cycle time         tDSC         0.9         1.1         0.9         1.1         tCK           Address and Control Input setup time         tIS         1.3         1.5         ns           Address and Control Input hold time         tIH         1.3         1.5         ns           Address and Control input pulse width         tIPW         2.6         3.0         ns           DQ & DM setup time to DQS         tDS         0.8         1.1         ns           DQ & DM hold time to DQS         tDH         0.8         1.1         ns           DQ & DM input pulse width         tDIPW         1.8         2.4         ns	DQS falling edge to CK set-up time		t <sub>DSS</sub>	0.2		0.2		t <sub>CK</sub>	
Address and Control Input setup time         t <sub>IS</sub> 1.3         1.5         ns           Address and Control Input hold time         t <sub>IH</sub> 1.3         1.5         ns           Address and Control input pulse width         t <sub>IPW</sub> 2.6         3.0         ns           DQ & DM setup time to DQS         t <sub>DS</sub> 0.8         1.1         ns           DQ & DM hold time to DQS         t <sub>DH</sub> 0.8         1.1         ns           DQ & DM input pulse width         t <sub>DIPW</sub> 1.8         2.4         ns	DQS falling edge hold time from CK		t <sub>DSH</sub>	0.2		0.2		t <sub>CK</sub>	
Address and Control Input hold time         t <sub>IH</sub> 1.3         1.5         ns           Address and Control input pulse width         t <sub>IPW</sub> 2.6         3.0         ns           DQ & DM setup time to DQS         t <sub>DS</sub> 0.8         1.1         ns           DQ & DM hold time to DQS         t <sub>DH</sub> 0.8         1.1         ns           DQ & DM input pulse width         t <sub>DIPW</sub> 1.8         2.4         ns	DQS-in cycle time		t <sub>DSC</sub>	0.9	1.1	0.9	1.1	t <sub>CK</sub>	
Address and Control input pulse width         t <sub>IPW</sub> 2.6         3.0         ns           DQ & DM setup time to DQS         t <sub>DS</sub> 0.8         1.1         ns           DQ & DM hold time to DQS         t <sub>DH</sub> 0.8         1.1         ns           DQ & DM input pulse width         t <sub>DIPW</sub> 1.8         2.4         ns	Address and Control Input setup time		t <sub>IS</sub>	1.3		1.5		ns	1
DQ & DM setup time to DQS         tDS         0.8         1.1         ns           DQ & DM hold time to DQS         tDH         0.8         1.1         ns           DQ & DM input pulse width         tDIPW         1.8         2.4         ns	Address and Control Input hold time		t <sub>IH</sub>	1.3		1.5		ns	1
DQ & DM hold time to DQS         tDH         0.8         1.1         ns           DQ & DM input pulse width         tDIPW         1.8         2.4         ns	Address and Control input pulse width		t <sub>IPW</sub>	2.6		3.0		ns	1
DQ & DM input pulse width t <sub>DIPW</sub> 1.8 2.4 ns	DQ & DM setup time to DQS		t <sub>DS</sub>	0.8		1.1		ns	5,6
DQ & DM input pulse width t <sub>DIPW</sub> 1.8 2.4 ns	DQ & DM hold time to DQS	t <sub>DH</sub>	0.8		1.1		ns	5,6	
	DQ & DM input pulse width		t <sub>DIPW</sub>	1.8		2.4			+
DQ and DQS low-impedence time from CK/ $\overline{\text{CK}}$ $t_{LZ}$ 1.0 1.0 $n_{S}$				1.0		1.0			+





Parameter		Symbol	DDR	266	DDR	222	Unit	Note
Falametei		Symbol	Min	Max	Min	Max	Oiiit	11010
DQ and DQS high-impedence time from CK/CK		t <sub>HZ</sub>		6.0		7.0	ns	
Refresh inteval time	64Mb	t <sub>REF</sub>		64		64	ms	
Mode register set cycle time		t <sub>MRD</sub>	2		2		t <sub>CK</sub>	
Power down exit time		t <sub>PDEX</sub>	1*t <sub>CK</sub> +t <sub>IS</sub>		1*t <sub>CK</sub> +t <sub>IS</sub>		ns	
CKE min. pulse width (high and low pulse width)		t <sub>CKE</sub>	2		2		t <sub>CK</sub>	
Auto refresh cycle time		t <sub>ARFC</sub>	80		80		ns	7
Exit self refresh to active command		t <sub>XSR</sub>	120		120		ns	
Data hold skew		t <sub>QHS</sub>		0.75		1.0	ns	
Data hold from DQS to earliest DQ edge		t <sub>QH</sub>	t <sub>HP</sub> min- t <sub>QHS</sub>		t <sub>HP</sub> min- t <sub>QHS</sub>		ns	
Clock half period		t <sub>HP</sub>	t <sub>CL</sub> min or t <sub>CH</sub> min		t <sub>CL</sub> min or t <sub>CH</sub> min		ns	



#### NOTES:

#### 1.Input Setup/Hold Slew Rate Derating

Input Setup/Hold Slew Rate	Δ t <sub>IS</sub>	Δ t <sub>IH</sub>		
(V/ns)	(ps)	(ps)		
1.0	0	0		
0.8	+50	+50		
0.6	+100	+100		

This derating table is used to increase  $t_{IS}/t_{IH}$  in the case where the input slew rate is below  $1.0V/\mathrm{ns}$  .

- 2. Minimum 5CLK of t<sub>DAL</sub>(=t<sub>WP</sub> +t<sub>RP</sub>) is required because it need minimum 2 CLKs for t<sub>WP</sub> and minimum 3 CLKs for t<sub>RP</sub>
- 3.  $t_{AC}$ (min) value is measured at the high Vdd(1.95V) and cold temperature(-25  $^{\circ}$ C).  $t_{AC}$ (max) value is measured at the low Vdd(1.7V) and cold temperature(-25  $^{\circ}$ C).  $t_{AC}$  is measured in the device with half driver strength( $C_L$ =10pF) and under the AC output load condition(fig.2 in next Page).
- 4. The specific requirement is that DQS be valid(High or Low) on or before this CK edge. The case shown(DQS going from High-Z to logic Low) applies when no writes were previously in progress on the bus. If a previous write was in progress, DQS could be High at this time, depending on t<sub>DQSS</sub>.

#### 5. I/O Setup/Hold Slew Rate Derating

I/O Setup/Hold Slew Rate	Δ t <sub>DS</sub>	Δ t <sub>DH</sub>	
(V/ns)	(ps)	(ps)	
1.0	0	0	
0.8	+75	+75	
0.6	+150	+150	

This derating table is used to increase  $t_{DS}/t_{DH}$  in the case where the I/O slew rate is below 1.0V/ns.

#### 6. I/O Delta Rise/Fall Rate(1/slew-rate) Derating

Delta Rise/Fall Rate	Δ t <sub>DS</sub>	Δ t <sub>DH</sub>	
(ns/ <b>V</b> )	(ps)	(ps)	
0	0	0	
± 0.25	+50 +50		
± 0.5	+100	+100	

This derating table is used to increase  $t_{DS}/t_{DH}$  in the case where the DQ and DQS slew rates differ. The Delta Rise/Fall Rate is calculated as 1/SlewRate1-1/SlewRate2. For example, if slew rate 1=1.0V/ns and slew rate 2=0.8V/ns, then the Delta Rise/Fall Rate=-0.25ns/V.

7. Maximum burst refresh cycle: 8



# AC Operating Test Conditions ( $V_{DD}$ = 1.7V - 1.95V, $T_A$ = -25 to 85 $^{\circ}$ C)

Parameter	Value	Unit	
AC input levels(Vih/Vil)	$0.8  imes V_{DDQ}$ / $0.2  imes V_{DDQ}$	V	
Input timing measurement reference level	$0.5  imes V_{ m DDQ}$	V	
Input signal minimum slew rate	1.0	V/ns	
Output timing measurement reference level	$0.5  imes V_{ m DDQ}$	V	
Output load condition	See Figure 2		




Figure 1. DC Output Load Circuit

Figure 2. AC Output Load Circuit

### 

Parameter	Symbol	Min	Max	Unit
Input capacitance (A0 ~ A11, BA0 ~ BA1, CKE, $\overline{\text{CS}}$ , $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ )	CIN1	1.5	3.0	рF
Input capacitance(CK, CK)	CIN2	1.5	3.5	рF
Data & DQS input/output capacitance	COUT	2.0	4.5	рF
Input capacitance(DM)	CIN3	2.0	4.5	pF



### AC Overshoot/Undershoot Specification for Address & Control Pins

Parameter	Specification
Maximum peak Amplitude allowed for overshoot area	0.9V
Maximum peak Amplitude allowed for undershoot area	0.9V
Maximum overshoot area above V <sub>DD</sub>	3V-ns
Maximum undershoot area below V <sub>SS</sub>	3V-ns




Figure 3. AC Overshoot and Undershoot Definition for Address and Control Pins

### AC Overshoot/Undershoot Specification for CLK, DQ, DQS and DM Pins

Parameter	Specification
Maximum peak Amplitude allowed for overshoot area	0.9V
Maximum peak Amplitude allowed for undershoot area	0.9V
Maximum overshoot area above V <sub>DDQ</sub>	3V-ns
Maximum undershoot area below V <sub>SSQ</sub>	3V-ns





Figure 4. AC Overshoot and Undershoot Definition for CLK, DQ, DQS and DM Pins




### Basic timing (Setup, Hold and Access Time @ BL=4, CL=3)






## Multi Bank Interleaving READ (@BL=4, CL=3)






### Multi Bank Interleaving WRITE (@BL=4)





### Read with Auto Precharge (@BL=8)




#### NOTE:

The row active command of the precharge bank can be issued after  $t_{\mbox{\footnotesize{RP}}}$  from this point.

The new read/write command of another activated bank can be issued from this point. At burst read/write with auto precharge,  $\overline{\text{CAS}}$  interrupt of the same bank is illegal.



### Write with Auto Precharge (@BL=8)




#### NOTE:

<sup>1.</sup> The row active command of the precharge bank can be issued after t<sub>RP</sub> from this point The new read/write command of another activated bank can be issued from this point At burst read/write with auto precharge, CAS interrupt of the same bank is illegal.




# Write followed by Precharge (BL=4)






# Write Interrupted by Precharge & DM (@BL=8)






### Write interrupted by a Read (@BL=8, CL=3)






## Read interrupted by Precharge (@BL=8)






# Read Interrupte by a Write & Burst Stop (@BL=8, CL=3)






# Read Interrupted by a Read (@BL=8, CL=3)






### DM Function (@BL=8) only for write





### **Mode Register Set**



#### NOTE:

Power & Clock must be stable for 200 µs before precharge all banks