8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89940 Series

MB89943/945/P945/PV940


■ DESCRIPTION

The MB89940 series is specially designed for automotive instrumentation applications. It features a combination of two PWM pulse generators and four high-drive-current outputs for controlling a stepping motor. It also contains two analog inputs, two PWM pulse generators and 10-digit LCD controller/driver for various sensor/indicator devices. The MB89940 series is manufactured with high performance CMOS technologies and packaged in a 48-pin QFP.

■ FEATURES

- 8-bit core CPU: 4 MHz system clock (8 MHz external, 500 ns instruction cycle)
- 21-bit timebase timer
- · Watchdog timer
- Clock generator/controller
- 16-bit interval timer
- Two PWM pulse generators with four high-drive-current outputs
- Two-channel 8-bit A/D converter
- Three external interrupt
- Low supply voltage reset
- External voltage monitor interrupt
- Two more PWM pulse generators for controlling indicator devices
- 4-common 17-segment LCD driver/controller
- Package: 48-pin plastic QFP, 48-pin ceramic MQFP
- 5.0 V single power supply (VPP required for MB89P945)
- On-chip voltage regulator for internal 3.0 V power supply (MB89943, MB89945)

■ PACKAGES





■ PRODUCT LINEUP

| Part number | MB89943 | MB89945 | MB89P945 | MB89PV940 | | | |
|------------------------------------|--|---|--|--|--|--|--|
| Item | | | | | | | |
| Classification | Mass-produc (mask ROM | | One-time PROM | Piggyback | | | |
| ROM size | $ 8 \text{ K} \times 8 \text{ bits} \\ \text{(internal mask ROM)} $ | 16 K × 8 bits (internal mask ROM) | 16 K × 8 bits (internal ROM) | 32 K \times 8 bits (external on piggyback) | | | |
| RAM size | | 512 × 8 bits | | 1 K × 8 bits | | | |
| CPU functions | Instruction cycl Interrupt respo Multiply instruc Divide instructi | nse time: 4.0 µs*10 tion time: 19 instru on time: 21 instru ing memory-to/from-re | @8 MHz action cycles action cycles | | | | |
| Ports | Output: Input/Output: | | h open-drain t CMOS schmitt I/Os a | nd 8-bit CMOS I/Os | | | |
| Timebase timer | Int | 21 errupt interval: 1 ms, 4 | l bits .1 ms, 32.8 ms or 524 | .3 ms | | | |
| 8-bit/16-bit timer | | Can be used as two 8-bit timers or one 16-bit timer Operation clock: 1 μs, 16 μs, 256 μs or external *1 | | | | | |
| Watchdog Reset | | Reset interval: Appr | ox. 524 ms to 1049 ms | 3 | | | |
| Stepping motor controller | | | I pulse generators nnel high current outpuns, 500 ns, 1 μs or 4 μ | | | | |
| 8-bit PWM timers | | Two 8-bit | PWM timers | | | | |
| External interrupt | 3 char | nnels, selective positive | e edge or negative edg | ge trigger | | | |
| A/D converter | A/D conversion | 8-bit resolution, two-channel input A/D conversion time: (MB89943/945: 26 μs*¹/8 MHz oscillation, MB89P945/MB89PV940: 22 μs*¹/8MHz oscillation) | | | | | |
| LCD controller | | 4-common and 17-segment outputs Number of outputs programmable | | | | | |
| Low supply voltage reset | Autonomous reset when low supply voltage Reset voltage: 3.3 V, 3.6 V, 4.0 V | | | | | | |
| External voltage monitor interrupt | Interrupts when voltage at external pin is lower than the reference voltage | | | | | | |
| Standby modes | Stop mode and sleep mode | | | | | | |
| Operating voltage*2 | 3.5 V to 5.5 V | | | | | | |
| Process | CMOS | | | | | | |
| External EPROM | | | | MBM27C256A-20TVM | | | |

^{*1:} Execution times and clock cycle times are dependent on the use of MCU.

^{*2:} Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.") In the case of the MB89PV940, the voltage varies with the restrictions of the EPROM for use.

■ PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89943 MB89945 MB89P945 | MB89PV940 |
|-------------|--------------------------------|-----------|
| FPT-48P-M16 | 0 | × |
| MQP-48C-P01 | × | 0 |

○ : Available ×: Not available

Note: For more information about each package, see section "■ Package Dimensions."

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Prior to evaluating/developing the software for the MB89940 series, please check the differences between the product types.

- RAM/ROM configurations are dependent on the product type.
- If the bottom address of the stack is set to the upper limit of the RAM address, it should be relocated when changing the product type.

2. Power Dissipation

- For the piggyback product, add the power dissipation of the EEPROM on the piggyback.
- The power dissipation differs between the product types.

3. Technology

The mask ROM product is fabricated with a 0.5 μ m CMOS technology whereas the other products with 0.8 μ m CMOS technology.

Also the mask ROM product contains the on-chip voltage regulator for the internal 3.0 power supply. For details, refer to *MB89940 Series Hardware Manual*.


4. Mask Option

Functions that can be selected as options and how to designate these options vary by the product. Before using options check section "


Mask Options."

- No options are available for the piggyback product.
- The power-on reset and reset output options are always activated with the mask ROM product.
- Pull-up option must not be specified with the pins used as LCD outputs.

■ PIN ASSIGNMENT







• Pin assignment on package top (MB89PV940 only)

| Pin no. | Pin name |
|---------|----------|---------|----------|---------|----------|---------|----------|
| 49 | A15 | 57 | N.C. | 65 | 04 | 73 | OE |
| 50 | A12 | 58 | A2 | 66 | O5 | 74 | N.C. |
| 51 | A7 | 59 | A1 | 67 | O6 | 75 | A11 |
| 52 | A6 | 60 | A0 | 68 | 07 | 76 | A9 |
| 53 | A5 | 61 | O1 | 69 | O8 | 77 | A8 |
| 54 | A4 | 62 | O2 | 70 | CE | 78 | A13 |
| 55 | А3 | 63 | O3 | 71 | A10 | 79 | A14 |
| 56 | N.C. | 64 | Vss | 72 | N.C. | 80 | Vcc |

N.C.: Internally connected. Do not use.

■ PIN DESCRIPTION

| Pin | no. | D . | Circuit | |
|-----------------|-----------------|---------------------------|---------|---|
| QFP*1 | MQFP*2 | Pin name | type | Function |
| 5 | 5 | X0 | А | Pin for connecting the crystal resonator. X0 and X1 can be directly connected to a crystal |
| 6 | 6 | X1 | | oscillator. When the oscillation clock is provided to X0 externally, X1 should be left open. |
| 48 | 48 | MODE | В | The mode input is used for entering the MPU into the test mode. In user applications, MODE is connected to Vss. |
| 2 | 2 | RST | С | Applying a reset pulse to this pin forces the MPU to enter the initial state. RST is active low and drives low state when an internal reset occurs. Reset pulses of the duration less than the minimum pulse width may cause the MCU to enter undefined states. |
| 34 to 27 | 34 to 27 | P00/SEG00 to P07/SEG07 | Н | These pins have two functions. Their functions can be switched between Port 0 and LCD segment signal outputs by setting the internal registers of the LCD controller. |
| 26 to 20, 18 | 26 to 20, 18 | P10/SEG08 to P17/SEG15 | J | These pins have two functions. Their functions can be switched between Port 1 and LCD segment signal outputs by setting the internal registers of the LCD controller. |
| 17 | 17 | P20/SEG16 | I | This pin can be used as the bit 0 of Port 2 or an LCD segment signal output by setting the internal register of the LCD controller. |
| 16 | 16 | P21/V0 | F | This pin is the bit 1 of Port 2. This pin can also be used for an external LCD bias voltage input. |
| 15 | 15 | P22/EC/V1 | F | This pin can be used as the bit 2 of Port 2 or the external clock input for the interval timer. This pin can also be used for an external LCD bias voltage input. |
| 14 | 14 | P23/TO/V2 | F | This pin can be used as the bit 3 of Port 2 or the output for the interval timer. Its function can be switched by setting the internal register of the interval timer. This pin can also be used for an external LCD bias voltage input. |
| 13 | 13 | P24/V3 | F | This pin can be used as the bit 4 of Port 2 or an external LCD bias voltage input. |
| 12, 11, 10 | 12, 11, 10 | P25/INT0 to P27/INT2 | Е | These pins are used for Port 2. They can also be used for external interrupt inputs. |
| 35 | 35 | P30/FUELO | D | This pin can be used for the bit 0 of Port 3 or the output from PWM3. The function of this pin can be switched by setting the internal register of PWM3. |

*1: FPT-48P-M16

*2: MQP-48C-P01

(Continued)

| Pir | no. | D: | Circuit | Francisco |
|--------------|--------------|-------------------------|---------|--|
| QFP*1 | MQFP*2 | Pin name | type | Function |
| 37 | 37 | P31/TEMPO | G | This pin can be used for the bit 1 of Port 3 or the output from PWM4. The function of this pin can be switched by setting the internal register of PWM4. This output has a high drive-current capability. |
| 38, 39 | 38, 39 | P32/PWM1P, P33/PWM1M | G | These pins are the pair of high-current driver outputs for one of two motor coils. They can be also used for the bits 2 and 3 of Port 3 by setting the internal register of the stepper motor controller. |
| 40, 41 | 40, 41 | P34/PWM2P, P35/PWM2M | G | These pins are the pair of high-current driver outputs for one of two motor coils. They can be also used for the bits 4 and 5 of Port 3 by setting the internal register of the stepper motor controller. |
| 44 | 44 | P36/TEMPI | М | This analog input is connected to channel 1 of the A/D converter. It can also be used for the bit 6 of Port 3 when this A/D input enable register bit is set to '0'. |
| 45 | 45 | P37/FUELI | М | This analog input is connected to channel 0 of the A/D converter. It can also be used for the bit 7 of Port 3 when this A/D input enable register bit is set to '0'. |
| 46 | 46 | P40/PW | L | This pin has two functions. When this pin is used as an open-drain output of Port 4, the external voltage monitor reset should be in the power down mode. When it is used as the PW input of external voltage monitor reset, the corresponding bit of the port data register should be set to '1'. |
| 3, 4 8, 9 | 3, 4 8, 9 | P41/COM0 to P44/COM3 | К | These pins are the LCD common signal outputs. When LCD is not used, these pins can be also used for Port 4. |
| 47 | 47 | VINT | _ | An external capacitor should be connected to this pin for stabilizing the internal 3.0 V power supply. For MB89PV940 and MB89P945, this pin should be left open. |
| 7 | 7 | Vcc | _ | Vcc |
| 19 | 19 | Vss | _ | Vss |
| 1 | 1 | AVcc | _ | The power supply pin for the analog circuit The same voltage should be applied as Vcc. |
| 43 | 43 | AVss | _ | The power supply pin for the analog circuit The same voltage should be applied as Vss. |
| 36 | 36 | DVcc | _ | The dedicated power supply pin for the high-current driver output The same voltage should be applied as Vcc. |
| 42 | 42 | DVss | _ | The dedicated power supply pin for the high-current driver output The same voltage should be applied as Vss. |


*1: FPT-48P-M16

*2: MQP-48C-P01


• External EPROM pins (MB89PV940 only)


| Pin no. | Pin name | I/O | Function |
|--|--|-----|---|
| 49 50 51 52 53 54 55 58 59 60 | A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 | 0 | Address output pins |
| 61 62 63 65 66 67 68 69 | O1 O2 O3 O4 O5 O6 O7 | I | Data input pins |
| 70 | CE | 0 | ROM chip enable pin Outputs "H" during standby. |
| 71 | A10 | 0 | Address output pin |
| 73 | OE | 0 | ROM output enable pin Outputs "L" at all times. |
| 75 76 77 78 79 | A11 A9 A8 A13 A14 | 0 | Address output pin |
| 80 | Vcc | 0 | EPROM power supply pin |
| 64 | Vss | 0 | Power supply (GND) pin |
| 56 57 72 74 | N.C. | _ | Internally connected pins Be sure to leave them open. |

■ I/O CIRCUIT TYPE



(Continued)





■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

The VINT pin of MB89PV940 and MB89P945 is the only exception.

3. Treatment of Power Supply Pins on Microcontrollers with A/D Converter

Connect to be AVcc = Vcc and AVss = Vss even if the A/D converter are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Note to Noise in the External Reset Pin (RST)


If the reset pulse applied to the external reset pin (\overline{RST}) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (\overline{RST}) .

■ PROGRAMMING TO THE EPROM ON THE MB89P945

1. Programming MB89P945

Using the EPROM adapter (provided by Sun Hayato Co., Ltd.) and a standard EPROM programmer, user-defined data can be written into the OTPROM and option PROM. The EPROM programmer should be set to MB27C256A-20TVM and electro-signature mode should not be used. When programming the data, the internal addresses are mapped as follows.

2. Memory Space




3. EPROM Programmer Socket Adapter

| Package | Compatible socket adapter Sun Hayato Co., Ltd. |
|-------------|---|
| FPT-48P-M16 | ROM-48QF-28DP-8L3 |

Inquiry: Sun Hayato Co., Ltd.: FAX: +81-3-5396-9106 (Tokyo)

4. Screening MB89P945

It is recommended that high-temperature aging is performed on the MB89P945 prior to the assembly.



5. Setting OTPROM Options

For MB89P945, mask options are described in the internal option PROM area. The table below shows the bit map of the option PROM. The option data can be written by a standard EPROM programmer.

• OTPROM option bit map

| PROM Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-----------------|--|--|--|--|---|--|---|---|
| 3FF0⊦ | Unused | Unused | Unused | Reserved | Reset output 1: Active 0: Inactive | Power-on reset 1: Active 0: Inactive | Oscillation s time 11: 2 ¹⁸ Tosc 01: 2 ¹⁴ Tosc | |
| 3FF1н | P17 Pull-up 1: Inactive 0: Active | P16 Pull-up 1: Inactive 0: Active | P15 Pull-up 1: Inactive 0: Active | P14 Pull-up 1: Inactive 0: Active | P13 Pull-up 1: Inactive 0: Active | P12 Pull-up 1: Inactive 0: Active | Unused | Unused |
| 3FF2н | P27 Pull-up 1: Inactive 0: Active | P26 Pull-up 1: Inactive 0: Active | P25 Pull-up 1: Inactive 0: Active | P24 Pull-up 1: Inactive 0: Active | P23 Pull-up 1: Inactive 0: Active | P22 Pull-up 1: Inactive 0: Active | P21 Pull-up 1: Inactive 0: Active | P20 Pull-up 1: Inactive 0: Active |
| 3FF3⊦ | Unused | Unused | Unused | Low volt. PDX bit | Low volt. S1 bit | Low volt. S0 bit | Low volt. LVE bit | Low volt. 1: Register active 0: Option active |
| 3FF4⊦ | Unused | Unused | Unused | Unused | Unused | Unused | Unused | Unused |
| 3FF5н | Unused | Unused | Unused | Unused | Unused | Unused | Unused | Unused |
| 3FF6н | Unused | Unused | Unused | Unused | Unused | Unused | Unused | Unused |

- Notes: Default values are all '1'.
 - Tosc: One oscillation clock cycle time
 - When the bit 0 of "3FF3H" is "0", it activates the option setting for the Low Voltage Reset Control register.
 - When this option is activated, software setting in the register has no effect.

6. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TVM


2. Programming Socket Adapter

| Package | Compatible socket adapter Sun Hayato Co., Ltd. |
|-------------------|---|
| LCC-32(Rectangle) | ROM-32LC-28DP-S |

Inquiry: Sun Hayato Co., Ltd.: FAX: +81-3-5396-9106 (Tokyo)

3. Memory Space

The memory space of the piggyback EPROM is mapped onto the internal memory space as shown in the figure below.




For EPROM devices suitable for MB89PV940, please consult Fujitsu.

4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A-20TVM.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory Space

The MB89940 Series has a memory space of 64 Kbytes. All peripheral registers, RAM and ROM areas are mapped onto the 0000H to FFFFH range. The peripheral registers address below 007FH and the RAM addresses the range 0080H to 027FH (0080H to 047FH for MB89PV940). A part of this RAM area is also assigned as the general-purpose registers. The ROM addresses above E000H for MB89943, or C000H for MB89945. The One-Time PROM addresses the range above C000H. The external ROM for the piggy sample addresses the range above 8000H. The reset vector, interrupt vectors and vectors for vector-call instructions are stored in the highest addresses of the memory space.



2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions

Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator


When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification


Extra pointer (EP): A 16-bit pointer for indicating a memory address

Stack pointer (SP): A 16-bit register for indicating a stack area


Program status (PS): A 16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag:Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

I-flag:Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the reset.

IL1, 0:Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | IL0 | Interrupt level | High-low |
|-----|-----|-----------------|----------|
| 0 | 0 | 1 | High |
| 0 | 1 | I | † |
| 1 | 0 | 2 | , |
| 1 | 1 | 3 | Low |

N-flag:Set to '1' if the MSB becomes '1' as the result of an arithmetic operation. Cleared to '0' otherwise.

Z-flag:Set to '1' when an arithmetic operation results in 0. Cleared to '0' otherwise.


V-flag:Set to '1' if the complement on '2' overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.

C-flag:Set to '1' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. Set to '1' to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89940 series. The bank currently in use is indicated by the register bank pointer (RP).



■ I/O MAP

| Address | Read/write | Register name | Register description |
|------------|------------|---------------|----------------------------------|
| 00н | (R/W) | PDR0 | Port 0 data register |
| 01н | (W) | PDD0 | Port 0 data direction register |
| 02н | (R/W) | PDR1 | Port 1 data register |
| 03н | (W) | PDD1 | Port 1 data direction register |
| 04н to 06н | | | Vacancy |
| 07н | (R/W) | SCC | System clock control register |
| 08н | (R/W) | SMC | Standby mode control register |
| 09н | (R/W) | WDTC | Watchdog timer control register |
| ОАн | (R/W) | TBTC | Timebase timer control register |
| 0Вн | (R/W) | LVRC | Low voltage reset control |
| 0Сн | (R/W) | PDR2 | Port 2 data register |
| 0Dн | (W) | PDD2 | Port 2 data direction register |
| 0Ен | (R/W) | PDR3 | Port 3 data register |
| 0Fн | (W) | PDD3 | Port 3 data direction register |
| 10н | (R/W) | PDR4 | Port 4 data register |
| 11н | (R/W) | ADE | Port 3 A/D input enable register |
| 12н to 17н | | 1 | Vacancy |
| 18н | (R/W) | T2CR | Timer 2 control register |
| 19н | (R/W) | T1CR | Timer 1 control register |
| 1Ан | (R/W) | T2DR | Timer 2 data register |
| 1Вн | (R/W) | T1DR | Timer 1 data register |
| 1Сн to 1Fн | | 1 | Vacancy |
| 20н | (R/W) | ADC1 | A/D converter control register 1 |
| 21н | (R/W) | ADC2 | A/D converter control register 2 |
| 22н | (R/W) | ADCD | A/D converter data register |
| 23н | (R/W) | CNTR | PWM control register |
| 24н | (W) | COMP1 | PWM1 compare register |
| 25н | | 1 | Vacancy |
| 26н | (W) | COMP2 | PWM2 compare register |
| 27н | (R/W) | SELR1 | PWM1 select register |
| 28н | (R/W) | SELR2 | PWM2 select register |
| 29н | (R/W) | CNTR3 | PWM3 control register |
| 2Ан | (VV) | COMP3 | PWM3 compare register |
| 2Вн | (R/W) | CNTR4 | PWM4 control register |

| Address | Read/write | Register name | Register description |
|------------|------------|---------------|---------------------------------------|
| 2Сн | (W) | COMP4 | PWM4 compare register |
| 2Dн | (R/W) | SELT | Selector test register |
| 2Ен | (R/W) | PFC | Power fail control register |
| 2Fн | (R/W) | EIR1 | External interrupt control 1 register |
| 30н | (R/W) | EIR2 | External interrupt control 2 register |
| 31н to 5Fн | | | Vacancy |
| 60н to 68н | (R/W) | VRAM | Display data RAM |
| 69н to 71н | | | Vacancy |
| 72н | (R/W) | LCR1 | LCD controller/driver 1register |
| 73н | (R/W) | LCR2 | LCD controller/driver 2 register |
| 74н to 7Вн | | | Vacancy |
| 7Сн | (W) | ILR1 | Interrupt level setting register 1 |
| 7Dн | (W) | ILR2 | Interrupt level setting register 2 |
| 7Ен | (W) | ILR3 | Interrupt level setting register 3 |
| 7Fн | | ı | Vacancy |

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = 0.0 V)

| Damanatan | O. mala al | Ra | ting | 11:4 | Barranta |
|--------------------------|-----------------|-------------|------------|------|----------------------------------|
| Parameter | Symbol | Min | Max | Unit | Remarks |
| | Vcc | Vss - 0.3 | Vss + 6.5 | V | |
| Power supply voltage | AVcc | Vss - 0.3 | Vss + 6.5 | V | Should not exceed Vcc |
| | DVcc | Vss - 0.3 | Vss + 6.5 | V | Should not exceed Vcc |
| | V _{I1} | Vss - 0.3 | Vcc + 0.3 | V | Except P31 to P35 and P41 to P44 |
| | V _{I2} | Vss-0.3 | DVcc + 0.3 | V | P31 to P35 |
| Input voltage | Vıз | Vss-0.3 | Vss + 6.5 | V | P41 to P44 MB89PV940/945 |
| | V ₁₄ | Vss - 0.3 | Vcc + 0.3 | ٧ | P41 to P44 MB89943/945 |
| | V _{O1} | Vss - 0.3 | Vcc + 0.3 | V | Except P31 to P35 and P41 to P44 |
| | V _{O2} | Vss - 0.3 | DVcc + 0.3 | V | P31 to P35 |
| Output voltage | V _{O3} | Vss-0.3 | Vss + 6.5 | V | P41 to P44 MB89PV940/945 |
| | V _{O4} | Vss-0.3 | Vcc + 0.3 | V | P41 to P44 MB89943/945 |
| "L" level maximum output | lo | _ | 20 | mA | Except P31 to P35 |
| current | loL | _ | 50 | mA | P31 to P35 |
| "L" level average output | la | _ | 4 | mA | Except P31 to P35 |
| current | lolav | _ | 40 | mA | P31 to P35 |
| "L" level total maximum | Σ Ιοι | _ | 100 | mA | Except P31 to P35 |
| output current | 2 IOL | _ | 200 | mA | P31 to P35 |
| "L" level total average | Σ I OLAV | _ | 40 | mA | Except P31 to P35 |
| output current | Z IOLAV | _ | 100 | mA | P31 to P35 |
| "H" level maximum output | Іон | _ | -20 | mA | Except P31 to P35 |
| current | IOH | _ | -50 | mA | P31 to P35 |
| "H" level average output | Іонач | _ | -4 | mA | Except P31 to P35 |
| current | IOHAV | _ | -40 | mA | P31 to P35 |
| "H" level total maximum | ΣІон | _ | -50 | mA | Except P31 to P35 |
| output current | 2 IOH | _ | -200 | mA | P31 to P35 |
| "H" level total average | Σ Ιομαν | _ | -20 | mA | Except P31 to P35 |
| output current | Z IOMAV | _ | -100 | mA | P31 to P35 |
| Power consumption | P _D | _ | 300 | mW | |
| Operating temperature | TA | -40 | +85 | °C | |
| Storage temperature | Tstg | – 55 | +150 | °C | |

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVcc = Vcc = DVcc = 5.0 V, Vss = AVss = DVss = 0.0 V)

| Parameter | Symbol | | Value | | Unit | Remarks |
|---|---------------------|-----|-------|-----|-------|--------------------------|
| Farameter | Syllibol | Min | Тур | Max | Oilit | Remarks |
| Operating supply voltage range | Vcc AVcc DVcc | 3.5 | _ | 5.5 | V | |
| RAM data retention supply voltage range | Vcc AVcc DVcc | 3.0 | _ | 5.5 | V | |
| Smoothing capacitor | CVINT | 0.1 | _ | 1.0 | μF | MB89943/MB89945 only* |
| Operating temperature range | TA | -40 | | +85 | °C | |

^{*:} Use either a ceramic capacitor or a capacitor with similar frequency characteristics. The bypass capacitor of Vcc pin should be greater than CVINT.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.




Figure 1 VINT Pin Connection Diagram




Figure 2 Operating voltage - Operating frequency

3. DC Characteristics

(AVcc = Vcc = DVcc = 5.0 V, Vss = AVss = DVss = 0.0 V)

| Danamatan | | Din | | - VCC - VCC - | Value | 7.0 V, V33- | | = DVss = 0.0 V) |
|--|------------------|--|--|-----------------------|-------|-----------------------|------|------------------------|
| Parameter | Symbol | Pin name | Condition | Min | Тур | Max | Unit | Remarks |
| "H" level input | Vін | P00 to P07, P10 to P17, P30 to P37, P40 to P47 | _ | 0.7 Vcc | _ | Vcc + 0.3 | V | |
| voltage | Vihs | RST, MODE, P20 to P27 | _ | 0.8 Vcc | _ | Vcc+ 0.3 | V | |
| "L" level input | VIL | P00 to P07, P10 to P17, P30 to P37, P40 to P47 | _ | Vss - 0.3 | 1 | 0.3 Vcc | ٧ | |
| voltage | VILS | RST, MODE, P20 to P27 | _ | V _{SS} – 0.3 | 1 | 0.2 Vcc | > | |
| Open-drain | VD | P40 | _ | Vss - 0.3 | _ | Vcc+ 0.3 | V | |
| output pin application | V _{D2} | P41 to P44 | _ | V _{SS} - 0.3 | _ | V _{SS} + 5.5 | V | MB89PV940/ 945 |
| voltage V _{D3} | | P41 to P44 | _ | Vss- 0.3 | _ | Vcc+ 0.3 | V | MB89943/ 945 |
| "H" level output | Vон | P10 to P17, P20 to P27, P30, P36, P37 | Iон = −2.0 mA | 4.0 | _ | _ | V | |
| voltage | V _{OH2} | P31 to P35 | Iон = -30, Vcc = DVcc | Vcc - 0.5 | _ | _ | ٧ | |
| "L" level output | Vol | P10 to P17, P20 to P27, P30, P36, P37, P40 to P44 | lo _L = 4.0 mA | _ | _ | 0.4 | V | |
| voitage | V _{OL2} | P31 to P35 | IoL = 30 mA, Vss = DVss | _ | _ | 0.5 | V | |
| Input leakage current | IIL1 | MODE, P10 to P17, P20 to P27, P30 to P37, P40 to P44 | 0.0 V< V ₁ < V _{cc} , V _{cc} = DV _{cc} | -5 | | +5 | μΑ | Without pull-up option |
| Pull-up resistance | Rpull | RST, P12 to P17, P20 to P27 | _ | 25 | 50 | 100 | kΩ | With pull-up option |
| LCD internal bias voltage resister | RLCD | V0-V1, V1-V2, V2-V3 | _ | 50 | 100 | 200 | kΩ | |

(Continued)

(AVcc = Vcc = DVcc = 5.0 V, Vss = AVss = DVss = 0.0 V)

| Parameter | Symbol | Pin name | Condition | | Value | | Unit | Remarks |
|----------------------|--------|--|---|-----|-------|-----|----------------------------------|-----------|
| Parameter | Symbol | Fili liaille | Condition | Min | Тур | Max | Oilit | Remarks |
| | | | Fc = 8 MHz, | | 12 | 20 | mA | MB89PV940 |
| Icc | | $t_{inst}^* = 0.5 \mu s,$ $lcc = I(Vcc)$ + $I(DVcc)$ | _ | 12 | 20 | mA | MB89943, MB89945, MB89P945 | |
| Power supply current | Iccs | Vcc | $F_{C} = 8 \text{ MHz},$ $t_{inst}^{*} = 0.5 \mu s,$ $lccs = l(Vcc)$ $+ l(DVcc)$ in Sleep mode | _ | 3 | 7 | mA | |
| | Іссн | | In Stop mode, TA = 25°C, ICCH = I(VCC) + I(DVCC) | _ | 5 | 10 | μΑ | |
| Input capacitance | Cin | _ | f = 1 MHz | | 10 | | pF | |

^{*:} For information on t_{inst}, see "(4) Instruction Cycle" in "4. AC Characteristics."


4. AC Characteristics

(1) Reset Timing

$$(AVss = Vss = DVss, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$$

| Parameter | Symbol | Condition | Value | | Unit | Remarks |
|---------------------|---------------|-----------|----------|-----|-------|---------|
| Farameter | Syllibol | Condition | Min | Max | Oilit | Remarks |
| RST "L" pulse width | t zlzh | _ | 48 theyl | _ | ns | |

theyl: One oscillation clock cycle time



Notes: • If power-on reset option is not activated, the external reset signal must be kept asserted until the oscillation is stabilized.

• If the reset pulse applied to the external reset pin (RST) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (RST).


(2) Power-on Profile

 $(AVss = Vss = DVss, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

| | (AVSS= | | | | | | | |
|----------------------------------|----------------|-----------|-------|-------------------------------|------|------------------------|--|--|
| Parameter | Symbol | Condition | Value | | Unit | Remarks | | |
| Farameter | Syllibol | Condition | Min | Max | Onne | Nemarks | | |
| Power supply voltage rising time | t _R | _ | _ | 50 | ms | MB89PV940, MB89P945 | | |
| Power supply voltage rising time | t _R | _ | _ | 2 ¹⁹ t HCYL | ns | MB89943, MB89945 | | |
| Power-off minimum period | toff | _ | 1 | _ | ms | | | |

theyl: One oscillation clock cycle time


Note: Power supply voltage should reach the minimum operation voltage within the specified default duration of the oscillation stabilization time.



(3) Clock Timing

 $(AVss = Vss = DVss, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

| Parameter | Symbol | Condition | Va | lue | Unit | Remarks |
|---------------------------------|------------|-----------|-----|------|------|---------|
| Farameter | Symbol | | Min | Max | Onit | Kemarks |
| Clock frequency | Fc | | 1 | 8 | MHz | |
| Clock cycle time | tcyc | | 125 | 1000 | ns | |
| Input clock pulse width | twn twL | _ | 20 | _ | ns | |
| Input clock rising/falling time | tcr tcf | | _ | 10 | ns | |



(4) Instruction Cycle

| Parameter | Symbol | Value (typical) | Unit | Remarks |
|--|--------|--------------------------|------|--|
| Instruction cycle (minimum execution time) | tinst | 4/Fc, 8/Fc, 16/Fc, 64/Fc | μs | (4/Fc) t_{inst} = 0.5 μs when operating at Fc = 8 MHz |


Note: When operating at 8 MHz, the cycle varies with the set execution time.

(5) Peripheral Input Timing

(AVss = Vss= DVss, $T_A = -40^{\circ}C$ to +85°C)

| Parameter | Symbol | Pin name | Va | Value | | Remarks |
|----------------------------------|--------|-------------------------|----------|-------|------|---------|
| raiailletei | Symbol | Finitianie | Min | Max | Unit | Nemarks |
| Peripheral input "H" pulse width | twн | INT0, INT1, INT2, EC | 2 tinst* | _ | μs | |
| Peripheral input "L" pulse width | twL | INT0, INT1, INT2, EC | 2 tinst* | _ | μs | |

^{*:} For information on t_{inst}, see "(4) Instruction Cycle."



5. A/D Converter Electrical Characteristics

 $(AVss = Vss = DVss, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

| | | | | Value | | | S, IA = · | = –40°C to +85°C) |
|-------------------------------|--------|-------------|---|-------------------|-------------------|------------------------|-----------|--|
| Parameter | Symbol | Pin name | Condition | B.4: | | NA | Unit | Remarks |
| D 1 (1) | | Harrio | | Min | Тур | Max | | |
| Resolution | - | | | | _ | 8 | bit | |
| Total error | | | | _ | _ | ±1.5 | LSB | |
| Nonlinearity error | _ | | | _ | | ±1.0 | LSB | |
| Differential linearity error | | | | _ | _ | ±0.9 | LSB | |
| Zero transition | Vот | | | AVss – 1.0 LSB | AVss + 0.5 LSB | AVss + 2.0 LSB | V | MB89PV940/ MB89P945 |
| voltage | VOI | | _ | AVss – 1.0 LSB | AVss + 1.0 LSB | AVss + 2.0 LSB | V | MB89943/ MB89945 |
| Full-scale transition voltage | VFST | | | AVcc – 3.0 LSB | AVcc – 1.5 LSB | AVcc | V | MB89943/ MB89945/ MB89PV940/ MB89P945 |
| Interchannel disparity | | | | _ | | 0.5 | LSB | |
| A/D mode | _ | | | _ | | 44 t _{inst} * | μs | MB89PV940/ MB89P945 |
| conversion time | | | | _ | | 52 t _{inst} * | μs | MB89943/ MB89945 |
| Power supply | la | AVcc | $F_C = 8 \text{ MHz},$ $I_A = I(AV_{CC})$ A/D in operation | _ | 6 | 8 | mA | |
| current | Іан | | Fc = 8 MHz, IAH = I(AVcc) A/D stopped | _ | 5 | 10 | μА | |
| Analog input current | Iain | _ | | _ | _ | 10 | μА | |
| Analog input voltage range | _ | | _ | 0 | _ | AVcc | V | |

^{*:} For information on t_{inst}, see "(4) Instruction Cycle" in "4. AC Characteristics."

6. A/D Converter Glossary

Resolution

Analog changes that are identifiable with the A/D converter When the number of bits is 8, analog voltage can be divided into $2^8 = 256$.

• Linearity error (unit: LSB)


The deviation of the straight line connecting the zero transition point ("0000 0000" \leftrightarrow "0000 0001") with the full-scale transition point ("1111 1111" \leftrightarrow "1111 1110") from actual conversion characteristics

• Differential linearity error (unit: LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

• Total error (unit: LSB)

The difference between theoretical and actual conversion values




7. Notes on Using A/D Converter

• Input impedance of the analog input pins

The A/D converter used for the MB89940 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after activating A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below $10 \text{ k}\Omega$).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.1 μ F for the analog input pin.



• Error

The smaller the | AVcc - AVss |, the greater the error would become relatively.

8. Low Supply Voltage Reset Electrical Characteristics

| Parameter | Symbol | Va | lue | Unit | Remarks | |
|-----------------------------|-------------------|-----|-----|-------|------------------------------------|--|
| Farameter | Syllibol | Min | Max | Offic | Remarks | |
| Reset voltage | V _{DL1} | 3.0 | 3.6 | V | When the voltage is | |
| | V _{DL2} | 3.3 | 3.9 | V | dropping. Refer to the register | |
| | V _{DL3} | 3.7 | 4.3 | V | definition. | |
| Hysteresis of reset voltage | V _H ys | 0.1 | _ | V | When the voltage is recovering. | |
| Delay time to reset | t D | _ | 2.0 | μs | | |
| Supply voltage slew rate | dV/dt | | 0.1 | V/μs | | |

9. External Voltage Monitor Interrupt Electrical Characteristics

| Parameter | Symbol Value | | | Unit | Remarks | |
|-------------------------|------------------|------|------|-------|-----------------------------------|--|
| Farameter | Syllibol | Min | Max | Oilit | Remarks | |
| Reference voltage | V _{REF} | 1.18 | 1.38 | V | | |
| Delay time to interrupt | То | _ | 2.0 | μs | Refer to the register definition. | |
| Input slew rate | dV/dt | _ | 0.1 | V/µs | | |


■ MASK OPTIONS


| No. | Part number | MB89943/MB89945 | MB89P945 | MB89PV940 |
|-----|---|--|------------------------------|--|
| | Specifying procedure | Specify when ordering masking | Set with EPROM Programmer | Setting not possible |
| 1 | Pull-up resistors P12 to P17, P20 to P27 | Selectable per pin (P20 and P12 to P17 must be set to without pull-up resistor when they are used as LCD outputs.) | Can be set per pin | Fixed to without pull-up resistor |
| 2 | Power-on reset With power-on reset Without power-on reset | Fixed to with power-on reset | Setting possible | Fixed to with power-on reset |
| 3 | Main clock oscillation stabilization time selection (when operating at 8 MHz) Approx. 2 ¹⁸ /F _c (Approx. 32.8 ms) Approx. 2 ¹⁷ /F _c (Approx. 16.4 ms) Approx. 2 ¹⁴ /F _c (Approx. 2.0 ms) | Selectable | Setting possible | Fixed to approx. 2 ¹⁸ /Fc (Approx. 32.8 ms) |
| 4 | Reset pin output With reset output Without reset output | Fixed to with reset output | Setting possible | Fixed to with reset output |

■ ORDERING INFORMATION

| Part number | Package | Remarks |
|--------------------------------------|--------------------------------------|---------|
| MB89943PF MB89945PF MB89P945PF | 48-pin Plastic QFP (FPT-48P-M16) | |
| MB89PV940CF | 48-pin Ceramic MQFP (MQP-48C-P01) | |

■ PACKAGE DIMENSION





FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0209

© FUJITSU LIMITED Printed in Japan