



*SANYO Semiconductors*

# DATA SHEET

## Bi-CMOS LSI For LCD Panel Drive Single Chip IC

### Overview

The LV4141W is single chip IC for LCD panel drive.

### Functions

- Analog block RGB Decoder/Driver
- Digital block Timing Generator

### Specifications

#### Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC1</sub> max	Analog LOW type	6	V
	V <sub>CC2</sub> max	Analog HIGH type	12	V
	V <sub>DD</sub> max	Digital type	4.5	V
Allowable power dissipation	P <sub>d</sub> max	T <sub>a</sub> ≤ 75°C * Mounted on a board.	350	mW
Operating temperature	T <sub>opr</sub>		-15 to +75	°C
Storage temperature	T <sub>stg</sub>		-40 to +125	°C
Input pin voltage	V <sub>INA</sub>	Analog input pin (other than pin 33)	-0.3 to V <sub>CC1</sub>	V
	V <sub>INA</sub>	Analog input pin (33PIN)	-0.3 to 10	V
	V <sub>IND</sub>	Digital input pin (other than pins 6, 7, and 8)	-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>IND</sub>	Digital input pin (6, 7, 8PIN)	-0.3 to +4.5	V

\* : Mounted on a board : 30×30×1.6mm<sup>3</sup>, glass epoxy board

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

**SANYO Semiconductor Co., Ltd.**

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

# LV4141W

## Operating Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings			Unit
Maximum supply voltage	V <sub>CC1</sub>	Analog LOW type				3.0
	V <sub>CC2</sub>	Analog HIGH type				7.0
	V <sub>DD</sub>	Digital type				4.5
Operating voltage range	V <sub>CC1op</sub>	Analog LOW type				2.7 to 3.6
	V <sub>CC2op</sub>	Analog HIGH type				6 to 9.5
	V <sub>DDop</sub>	Digital type				2.7 to 3.6

## Input Signal Voltage

Parameter	Conditions	Ratings			Unit
		min	typ	max	
Recommended input amplitude	R, G, B input pin (RGB input mode)		0.35	0.42	Vp-p

## Electrical DC Characteristics

Unless otherwise specified, the setting 2 must be made.

Unless otherwise specified, V<sub>CC1</sub> = 3V, V<sub>CC2</sub> = V<sub>CCCOM</sub> = 7V, GND1 = GND2 = GNDCON = 0,  
VDD1 = VDD2 = VDD0 = 3V, VSS1 = VSS2 = VSS0 = 0, Ta = 25°C

### [Current Characteristics]

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Current dissipation V <sub>CC1</sub>	I <sub>CC1</sub>	Enter SIG4 (V <sub>L</sub> = 0mV) to (A). Measure the current value of I <sub>CC1</sub> .	Normal	9.5	14	18.5
			Standby	1	1.5	2
Current dissipation V <sub>CC2</sub>	I <sub>CC2</sub>	Enter SIG4 (V <sub>L</sub> = 0mV) to (A). Measure the current value of I <sub>CC2</sub> .	Normal	1.5	2.8	3.5
			Standby	0	0.1	0.2
Current dissipation V <sub>DD</sub> , logic	I <sub>DD1</sub>	Enter SIG4 (V <sub>L</sub> = 0mV) to (A). Measure the current value of I <sub>DD11</sub> and I <sub>DD22</sub> . I <sub>DD1</sub> , I <sub>DD2</sub> , I <sub>DD3</sub> = I <sub>DD11</sub> +I <sub>DD22</sub>	Normal	3.5	6.5	8.5
	I <sub>DD2</sub>		Standby	3	6	8
	I <sub>DD3</sub>		Sleep	1	1.6	2.5

### [Digital block input/output characteristics]

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
L-level input voltage	V <sub>IH</sub>	Digital block input pin (Note 1)			0.3V <sub>DD</sub>	V
H-level input voltage	V <sub>IL</sub>	Digital block input pin (Note 1)	0.7V <sub>DD</sub>			V
H-level output voltage	V <sub>OHT</sub>	V <sub>DD</sub> = 3.0V I <sub>OH</sub> = -1.0mA (Note 2)	2.8			V
L-level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.0mA (Note 2)			0.3	V
Output transition time	t <sub>TLH</sub>	Load 30pF (see Fig. 2)			30	ns
	t <sub>THL</sub>				30	ns
Cross point time difference	ΔT	Load 30pF Measure CKH1 and CKH2.(see Fig. 3)			10	ns
CHK duty	DTYHC	Load 30pF Measure the duty of CKH1 and CKH2.	47	50	53	%

(Note 1) Digital block input pins : LOAD, DATA, SCLK, VDIN, HDIN, CLPIN

(Note 2) Digital block output pin (pins 17 to 30)

**Electrical AC Characteristics (1)**

Unless otherwise specified, the setting 1 and 2 must be made.

Unless otherwise specified,  $V_{CC1} = 3V$ ,  $V_{CC2} = V_{CCCOM} = 7V$ ,  $GND1 = GND2 = GNDCON = 0$ ,  $V_{DD1} = V_{DD2} = V_{DD0} = 3V$ ,  $V_{SS1} = V_{SS2} = V_{SS0} = 0$ ,  $T_a = 25^{\circ}C$

Unless otherwise specified, measure non-inverted output for P TP40, TP43, TP45 outputs.

[RGB signal system]

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input-output gain TYP	GTP	Enter SIG3 to (A) and measure the ratio between the output amplitude (white to black) and input amplitude of TP43.	14	16	18	dB
Input-output gain MIN	GMN	Enter SIG3 to (A) and measure the ratio between the output amplitude (white to black) and input amplitude of TP43.	-2	1	4.5	dB
Input-output maximum gain, MAX	GMX	Enter SIG3 to (A) and measure the ratio between the output amplitude (white to black) and input amplitude of TP43.	19.5	21.5	23.5	dB
Frequency characteristics	FCH	Assume that the output amplitude of TP43 when SIG1 (0dB, 100kHz) is entered to (A) is 0dB. Change the input signal frequency to change and determine the frequency at which the output amplitude becomes -3dB. FCH when the serial bus LPF = HIGH and FCL when LPF = LOW	3.5			MHz
	FCL		2.5			MHz
Input/output delay rate	TD	Enter SIG8 to (A). Measure the delay time from the input signal 2T pulse peak to the peak of TP43 non-inverted output.	0	100	200	ns
Antipole output DC voltage change amount	COMBMX	Measure TP38 output. DC $I_O = \pm 1m$ ACOMBMX when COMB = 63 and COMBMN when COMB = 0	3.55			V
	COMBMN				2.6	V
Output DC voltage $V_{CC2} = 8.5V$	VDSDH	Measure the TP50 voltage by setting $V_{CC2} = 8.5V$ and SIG center level changeover = low voltage mode.	3.4	3.5	3.6	V
Output DC voltage $V_{CC2} = 7V$	VDSD	Measure the TP50 voltage by setting $V_{CC2} = 7V$ and SIG center level changeover = high voltage mode.	3.4	3.5	3.6	V
RGB signal output DC voltage $V_{CC2} = 8.5V$	VOUTH	Set $V_{CC2} = 8.5V$ and SIG center level changeover = low voltage mode and enter SIG4 ( $V_L = 0mV$ ) into (A). Adjust the serial bus BRIGHT to set TP43 output to 3Vp-p and measure the DC voltage of TP40, TP43, and TP45.	3.3	3.5	3.7	V
RGB signal output DC voltage $V_{CC2} = 7V$	VOUT	Set $V_{CC2} = 7V$ and SIG center level changeover = high voltage mode, and enter SIG4 ( $V_L = 0mV$ ) to (A). Adjust the serial bus BRIGHT to set the TP43 output to 3Vp-p and measure the DC voltage of TP40, TP43, and TP45.	3.3	3.5	3.7	V
RGB signal output DC voltage difference	$\Delta VOUT$	Determine the maximum of differences among measurements of TP40, TP43, and TP45 of $V_{OUT}$ of previous item.		0	120	mV
Brightness change rate	BRTMX	Measure the change rate of the black level of TP40, TP43, and TP45 outputs when SIG2 is entered to (A) and BRT is changed from 128 to 255.	2	2.5		V
	BRTMN	Measure the change rate of the white level of TP40, TP43, and TP45 outputs when SIG2 is entered to (A) and BRT is changed from 128 to 0.		-2.5	-2	V
Antipole output change amount	COMWMX	Measure the difference between non-inverted and inverted levels of TP38 output when (A) = SIG2 is entered and COMW is set to 255.	4.6			V
	COMWMN	Measure the difference between non-inverted and inverted levels of TP38 output when (A) = SIG2 is entered and COMW is set to 0.			0.1	V

Continued on next page.

# LV4141W

Continued from preceding page.

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Sub-brightness R change rates	SBBRTR	Measure the change amount of TP45 output black level when SIG2 is entered in (A) and COMW is changed from 128 to 255 and that of TP45 output white level change amount when COMW is changed from 128 to 0.	±1.3	±1.7		V
Sub-brightness B change rates	SBBRTR	Measure the change amount of TP40 output black level when SIG2 is entered in (A) and COMW is changed from 128 to 255 and that of TP45 output white level when COMW is changed from 128 to 0.	±1.3	±1.7		V
Gain difference between RGB signals	ΔGRGB	Determine the level difference of non-inverted output amplitude (white to black) of TP40, TP43, and TP45 when SIG3 is entered to (A).	-0.6	0	0.6	dB
Sub-contrast R change rate	SBCNTR	Measure the non-inverted output (white to black) of TP45 for the non-inverted output (white to black) of TP43 when SIG3 is entered to (A) and when R-CNT = 0 and R-CNT = 255.	±2.0			dB
Sub-contrast B change rate	SBCNTB	Measure the non-inverted output (white to black) of TP40 for the non-inverted output (white to black) of TP43 when SIG3 is entered to (A) and when B-CNT = 0 and B-CNT = 255.	±2.0			dB
RGB inverted/non-inverted gain difference	ΔGINV	Determine the difference of inverted output amplitude for the non-inverted output amplitude (white to black) of TP40, TP43, and TP45 when SIG3 is entered to (A).	-0.5	0	0.5	dB

## [RGB signal system]

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Black level potential difference between RGB signals	ΔVBL	Determine the difference between highest and lowest black levels for inverted and non-inverted outputs of TP40, TP43, and TP45 when SIG3 is entered to (A).			300	mV
Gamma gain	G <sub>γ</sub> L	Enter SIG7 into (A) and set the non-inverted output amplitude (black and white) of TP43 at $\gamma_1 = 120$ , $\gamma_2 = 0$ to 2.7Vp-p with CONT. Adjust the amplitude (black and white) to 3.5Vp-p with $\gamma_2$ and the black level to 1.5V with BRT. Measure VG1, VG2 and VG3 and calculate as follows : G <sub>γ</sub> L = 20log (VG1/0.0357) G <sub>γ</sub> M = 20log (VG2/0.0357) G <sub>γ</sub> H = 20log (VG3/0.0357) (See Fig. 4.)	23	26	29	dB
	G <sub>γ</sub> M		12	15	18	dB
	G <sub>γ</sub> H		23	26	29	dB
$\gamma_1$ adjustment variable range	V <sub>γ</sub> 1MN	Enter SIG7 to (A) and set the TP43 output (black to black) to 3Vp-p through BRIGHT adjustment. Read the $\gamma$ gain change point at $\gamma_2 = 0$ , $\gamma_1 = 255$ by referring to the IRE level of input signal : V <sub>γ</sub> 1MN for $\gamma_1 = 0$ V <sub>γ</sub> 1MX for $\gamma_1 = 255$			0	IRE
	V <sub>γ</sub> 1MX		100			IRE
$\gamma_2$ adjustment variable range	V <sub>γ</sub> 2MN	Enter SIG7 to (A) and set the TP43 output (black to black) to 3Vp-p through BRIGHT adjustment. Read the $\gamma$ gain change point at $\gamma_1 = 0$ , $\gamma_2 = 255$ by referring to the IRE level of input signal : V <sub>γ</sub> 2MN for $\gamma_2 = 0$ V <sub>γ</sub> 2MX for $\gamma_2 = 255$	100			IRE
	V <sub>γ</sub> 2MX				0	IRE
Antipole transition time	tCOMH	Enter SIG3 to (A) and set the output amplitude of TP38 to 3Vp-p. Measure tCOMH for rise and tCOML for fall. Load : 1000pF		1	1.5	μs
	tCOML			1	1.5	μs
RGB output black limiter variable range	VBLIMN	Enter SIG2 to (A) and measure the amplitude of the black side limiter of inverted/non-inverted TP38, 40, 43 and 45 output.	4.5			Vp-p
	VBLIMX				2	Vp-p
RGB output white limiter variable range	VWLIMN	Enter SIG2 to (A) and measure the amplitude of the white side limiter of inverted/non-inverted TP38, 40, 43 and 45 output.	4			Vp-p
	VWLIMX				2.2	Vp-p

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Black limiter Dcvoltage	DVBLIM	Enter SIG4 ( $V_L = 0$ mV) to (A) and adjust BLIM to set the TP43 output to 3Vp-p. Measure the DC voltage of TP40, TP43, and TP45.	3.3	3.5	3.7	V
White limiter Dcvoltage	DVWLIM	Enter SIG4 ( $V_L = 350$ mV) into (A), measure the DC voltage of TP40, TP43, and TP45, and determine the difference from the above $V_{OUT}$ .	3.3	3.5	3.7	V


## [Sync. separation, TG]

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input sync signal width sensitivity	WSSEP	Enter SIG4 ( $V_L = 0$ mV, VS = 143mV, WS variable) to (A) and confirm synchronization with the TP15HD output. Narrow WS of SIG4 from 4.7μs and determine WS at which synchronization between the input and TP15HD output is lost.	2.0			μs
Sync separation input sensitivity	VSSEP	Enter SIG4 ( $V_L = 0$ mV, WS = 4.7μs, VS variable) to (A) and confirm synchronization with the TP15HD output. Reduce VS of SIG4 from 143mV and determine VS at which synchronization between the input and TP15HD output is lost.		40	60	mV
Sync separation output delay rate	TDSY1	Enter SIG4 ( $V_L = 0$ mV, WS = 4.7μs, VS = 143mV) into (A) and measure the delay amount from the TP2RPD output. Assume that the period from fall of input HSYNC to a front edge of RPD output is TDSY1 and the period from rise of input HSYNC to the rear edge of RPD output is TDSY2.	300	500	700	ns
	TDSY2		150	300	550	ns
Horizontal pull-in range	HPLLN	Enter SIG4 ( $V_L = 0$ mV, WS = 4.7μs, and VS = 143mV, horizontal frequency variable) to (A) and confirm synchronization with TP15HD output. Determine the horizontal frequency $f_H$ of SIG4 and calculate $HPLLN = f_H - 15734$	±500			Hz
	HPLLP	$HPLLP = f_H - 15625$ .	±500			Hz

## Package Dimensions

unit : mm (typ)

3190A



## Conditions of setting to measure the electric characteristic

Following settings must be made before measurement of electric characteristics.

### Setting 1. System reset

Turn ON SW56 and start V56 from GND in order to perform system reset for MOS block.

(See fig. 1-1.)

The default value is set for the serial bus.

### Setting 2. Horizontal AFC adjustment

Enter SIG4 ( $V_L = 0\text{mV}$ ) to (A) and adjust VR1 so that the width of WL and WH becomes equal in the TP2 output waveform.(See fig 1-2.)

(Note) In order to measure the 2MHz or more band for measurement items, such as the RGB signal frequency characteristics, etc., it is necessary to pass through the sample hold circuit via serial bus.




Fig.1-1 System reset




Fig.1-2 Horizontal AFC adjustment


**Electric characteristics measurement method**

Fig.2 Output transition time measurement conditions






Fig.3 Cross point time difference measurement conditions

Fig.4  $\gamma$  characteristics measurement conditions

## Block Diagram



# LV4141W

---

## Pin Description

Pin No.	Pin Name	I/O	Pin Description
1	V <sub>DD1</sub>	-	Oscillation cell power supply (3V)
2	RPD	O	Phase comparison output
3	V <sub>SS1</sub>	-	GND for oscillation cell
4	TEST4	I	Oscillator cell input (also used for test)
5	TEST5	O	Oscillator cell output
6	LOAD	I	Load input for serial bus
7	DATA	I	Data input for serial bus
8	SCLK	I	Clock input for serial bus
9	TEST8	I	Test pin 8
10	TEST3	I	Test pin 3
11	V <sub>DD2</sub>	-	Digital system power supply (3V)
12	V <sub>DDO</sub>	-	Digital output system power supply (3V)
13	BLSW	O	Backlight control pulse output
14	BLHD	O	Backlight drive pulse output
15	HD	O	H-drive output
16	V <sub>SSO</sub>	-	Digital output system ground
17	XSTH	O	H-start pulse output (inverted)
18	STH	O	H-start pulse output
19	CKH2	O	H-clock 2 pulse output
20	CKH1	O	H-clock 1 pulse output
21	TEST6	O	Test pin 6
22	TEST7	O	Test pin 7
23	XDSG	O	Drain hold timing pulse output (inverted)
24	DSG	O	Drain hold timing pulse output
25	XSTV	O	V-start pulse output (inverted)
26	STV	O	V-start pulse output
27	CKV2	O	V-clock 2 pulse output
28	CKV1	O	V-clock 1 pulse output
29	XENB	O	Enable pulse output (inverted)
30	ENB	O	Enable pulse output
31	VD	O	V-drive pulse output(positive polarity)
32	V <sub>SS2</sub>	-	Digital system ground
33	SHIN	I	Input pin for test
34	CSVO	O	Open collector output for vertical scan changeover
35	CSHO	O	Open collector output for lateral scan changeover
36	FBCOM	O	Time constant pin for antipole output DC return
37	GNDCOM	-	Antipole output ground
38	COMOUT	O	Antipole output
39	V <sub>CCCOM</sub>	-	Power supply for antipole output (7V)
40	BOUT	O	B output
41	FBB	O	Time constant pin for B-output DC return
42	GND2	-	7V ground
43	GOUT	O	G output
44	FBG	O	Time constant pin for G-output DC return
45	ROUT	O	R output
46	FBR	O	Time constant pin for R-output DC return
47	V <sub>CC2</sub>	-	7V power supply
48	SIGCENT	I	Time constant pin for R, G, B, COM, and DSD output DC voltage
49	V <sub>CC1</sub>	-	Analog 3V power supply
50	DSDOUT	O	Drain hold data output
51	NC	-	NC
52	VREG	-	Reference power supply
53	RIN	I	R signal input
54	GIN	I	G signal input
55	BIN	I	B signal input

Continued on next page.

Continued from preceding page.

Pin No.	Pin Name	I/O	Pin Description
56	RESET	I	System reset
57	SYNC IN	I	Sync signal input (composite)
58	VSEP TC	O	Time constant pin for separation of vertical sync
59	VDIN	I	VSYNC input
60	HDIN	I	CSYNC/HSYNC input
61	TEST1	I	Test pin 1
62	TEST2	I	Test pin 2
63	CLPIN	I	External clamp input
64	GND1	-	Analog 3V power supply






## Analog pin function description

Pin No.	Pin Name	Pin Voltage	Pin Description	Equivqlent Circuit
33	SHIN	-	Input pin for test Normally, connect to the ground for use.	
34 35	CSVO CSHO	-	Vertical and horizontal inversion control output pin. Output is made from the open collector. Connect a resistor to CSVO and CSHO pins of the panel power supply. The resistance must comply with the panel specification.	
36 41 44 46	FBCOM FBR FBG FBB	1.5V	Feedback circuit smoothing capacitor pin for control of antipole output DC level and RGB output DC level. Because of high impedance, a capacitor with small leakage is used.	
37	GNDCOM	0V	Ground pin of antipole output	
38	COMOUT	2.6 to 3.55V	Antipole AC output pin that can adjust the output DC voltage with variable resistor of serial bus. When the signal output DC voltage has been changed to $V_{CC2}/2$ and $V_{CC2} \cdot 21/51$ with the serial bus and the voltage has been applied to SIC.C from the outside, the DC voltage of antipole output follows.	
39	V <sub>CCCOM</sub>	7V	Power pin of antipole output	

Continued on next page.

# LV4141W

Continued from preceding page.

Pin No.	Pin Name	Pin Voltage	Pin Description	Equivqlent Circuit
40	ROUT	V <sub>CC2</sub> /2		
43	GOUT	V <sub>CC2</sub> *21/51		
45	BOUT		RGB elementary color signal output pin. Can be changed to V <sub>CC2</sub> /2 and V <sub>CC2</sub> *21/51 with the serial bus.	
42	GND2	0V	V <sub>CC2</sub> ground.	
47	V <sub>CC2</sub>	7V	7V power supply.	
48	SIGCENT	V <sub>CC2</sub> /2	Pin to set the DC voltage of R/G/B/COM/DSD output. Connect a capacitor of 0.01μF between this pin and GND2. When the signal output DC voltage is to be used with the setting other than V <sub>CC2</sub> /2 and V <sub>CC2</sub> *21/51, set to the SIG center level changeover: high voltage mode with the serial bus and apply the voltage (3.3 - 3.7V) from the outside.	
49	V <sub>CC1</sub>	3.0V	Analog 3V power supply.	
50	DSDOUT	V <sub>CC2</sub> /2 V <sub>CC2</sub> *21/51	Drain hold data power output pin. The output DC voltage can be set to V <sub>CC2</sub> /2 and V <sub>CC2</sub> *21/51 with the serial bus. Connect a capacitor of 1μF between this pin and GND2.	
51	NC	-	Pin not used	
52	VREG	2.0V	Regulator output pin. Connect an external capacitor of 1μF or more.	
53	RIN	1.45V	Analog RGB signal input pin. The standard input signal level is 0.5Vp-p (from sink chip to white 100%). Pedestal clamp is made with an external coupling capacitor.	
54	GIN			
55	BIN			

Continued on next page.

# LV4141W

Continued from preceding page.

Pin No.	Pin Name	Pin Voltage	Pin Description	Equivalent Circuit
56	RESET	-	C-MOS circuit reset pin. Normally, this is used with the capacity connected to the ground. (Threshold value = 2.0V)	
57	SYNCIN	1.6V	Input pin for sync separation. Input is made via the external capacitor.	
58	VSEPTC	1.7V	Time constant connection pin for vertical sync separation.	
64	GND1	-	Analog 3V power supply.	

## Digital pin function description

Pin No.	Pin Name	Pin Voltage	Pin Description	Equivalent Circuit
1	VDD1	-	Power supply dedicated for VCO	
2	RPD	-	Phase comparator output pin	
3	VSS1	0	Groud pin for VCO	
4	TEST4	-	TEST4 is an input pin for test.	
5	TEST5	-	TEST5 is an output pin for test. Use while fixing TEST4 to the ground potential and keeping TEST5 open.	

Continued on next page.

# LV4141W

Continued from preceding page.

Pin No.	Pin Name	Pin Voltage	Pin Description	Equivqlent Circuit
6 7 8	LOAD DATA SCLK	-	Serial bus input pin. Input possible up to 4.5V regardless of the VDD2 power voltage.	
9 10 61 62 63	TEST8 TEST3 TEST1 TEST2 CLPIN	-	TEST8, TEST3, TEST1, and TEST2 are input pins for test. Normally, this is used at the ground potential or in the open state. CLPIN is an input pin for external clamp. Use after setting to the external clamp input with the serial bus. Connect the CLPIN pin to the ground in cases other than external clamp input.	
11	VDD2	-	Power pin for digital block	
12	VDD0	-	Power pin for digital system output	
13 14 15 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31	BLSW BLHD HD XSTH STH CKH2 CKH1 TEST6 TEST7 XDSG DSG XSTV STV CKV2 CKV1 XENB ENB VD	-	Digital output pin.	
16	VSS0	-	Power pin for digital system output. Ground	
32	VSS2	0	Digital ground pin.	
59 60	VDIN HDIN	-	External VD and HD input pins. When using, set them to the external synchronous signal input with the serial bus. Connect VDIN and HDIN pins to the ground in cases other than the external synchronous signal input.	

No.	Parameter	Symbol	Test Pin	Input signal Conditions, etc.	SW set												Mode set												DAC set											
					(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
0	(Setting 2, horizontal AFC				(A)=SIG4(VL=0mV)	OFF	OFF	OFF	A	A	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
1	Current dissipation, V <sub>CC1</sub> (Normal)	I <sub>CC1</sub>	I <sub>CC11</sub>		(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
	Current dissipation, V <sub>CC1</sub> (Standby)	I <sub>CC1</sub>	I <sub>CC1</sub>		(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
2	Current dissipation, V <sub>CC2</sub> (Normal)	I <sub>CC2</sub>	I <sub>CC2</sub>		(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
	Current dissipation, V <sub>CC2</sub> (Standby)	I <sub>CC2</sub>	I <sub>CC2</sub>		(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
3	Current dissipation, V <sub>DD</sub> (Normal)	I <sub>DD1</sub>	I <sub>DD1</sub>		(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
	Current dissipation, V <sub>DD</sub> (Standby)	I <sub>DD2</sub>	I <sub>DD2</sub>		(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
	Current dissipation, V <sub>DD</sub> (Sleep)	I <sub>DD3</sub>	I <sub>DD3</sub>		(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
4	L-level Input voltage	V <sub>IL</sub>	V <sub>IL</sub>		(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
5	H-level Input voltage	V <sub>IH</sub>	V <sub>IH</sub>		(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
6	H-level output voltage	V <sub>OH</sub>	V <sub>OH</sub>		(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
7	L-level output voltage	V <sub>OL</sub>	V <sub>OL</sub>		(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
8	Output transition time	t <sub>TLH</sub>	TP12		(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
		t <sub>THL</sub>	TP12		(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
9	Cross point time difference	Δt <sub>T</sub>	TP12		(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
10	HCK duty	DTHYC	TP12		(A)=SIG4(VL=0mV)	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
11	Input-output gain TYP	GTP	TP43		(A)=SIG3	OFF	OFF	OFF	B	B	ON	-	-	1	128	128	128	0	0	128	128	128	0	0	ADJ	51														
12	Input-output gain MIN	GMIN	TP43		(A)=SIG3	OFF	OFF	OFF	B	B	ON	-	-	1	128	0	128	128	0	0	128	128	128	0	0	ADJ	51													
13	Input-output gain MAX	GMX	TP43		(A)=SIG3	OFF	OFF	OFF	B	B	ON	-	-	1	128	255	128	128	0	0	128	128	128	0	0	ADJ	51													
14	Frequency characteristics	FCH	TP43		(A)=SIG6	OFF	ON	ON	A	B	ON	-	-	All	128	128	128	0	0	128	128	128	0	0	ADJ	51														
15	Input/output delay rate	TD	TP43		(A)=SIG8	OFF	OFF	OFF	B	B	ON	-	-	All	128	128	128	0	0	128	128	128	0	0	ADJ	51														
16	Antipole output DC current change amount	COMBMN	P38		(A)=SIG2	OFF	OFF	OFF	B	B	ON	-	-	All	128	128	128	0	0	128	128	128	0	0	ADJ	63														
17	DSD output DC voltage V <sub>CC2</sub> =8.5V	VDSHD	P50		(A)=SIG4	OFF	OFF	OFF	B	B	ON	-	-	All	128	128	128	0	0	128	128	128	0	0	ADJ	51														
18	DSD output DC voltage V <sub>CC2</sub> =7V	VDSD	P50		(A)=SIG4	OFF	OFF	OFF	B	B	ON	-	-	All	128	128	128	0	0	128	128	128	0	0	ADJ	51														
19	RGB output DC voltage V <sub>CC2</sub> =8.5V	VOUTH			(A)=SIG4	OFF	OFF	OFF	B	B	ON	-	-	All	128	128	128	0	0	128	128	128	0	0	ADJ	51														
20	RGB output DC voltage V <sub>CC2</sub> =7V	VOUT			(A)=SIG4	OFF	OFF	OFF	B	B	ON	-	-	All	128	128	128	0	0	128	128	128	0	0	ADJ	51														
21	RGB output DC voltage difference	ΔVOUT			(Calculate)	OFF	OFF	OFF	B	B	ON	-	-	All	128	128	128	0	0	128	128	128	0	0	ADJ	51														
22	Brightness change rate	BRTMN	P43		(A)=SIG2	OFF	OFF	OFF	B	B	ON	-	-	All	0	128	128	128	0	0	128	128	128	0	0	ADJ	51													





(Note) PLL resetting necessary after change of the panel mode (- : arbitrary, ADJ : adjustment, SET : setting)

No.	Parameter	Symbol	Test Pin	Input signal, Conditions, etc.	SW set												Mode set												DAC set	
					38	40	43	45	53	54	55	56	Panel	System	S/H	BRT	CNT	R-B	B-B	Y1	Y2	COMW	RCNT	BCNT	BLM	WLM	VCO	COMB		
23	Antipole output change amount	COMMMX	P38	(A)=SIG2	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	128	128	128	0	0	255	128	128	0	0	ADJ	51				
		COMMWN	P38	(A)=SIG2	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	128	128	0	0	0	0	128	128	0	0	0	ADJ	51			
24	Sub-brightness R change rate	SBBRTR	P41	(A)=SIG4	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	160	128	SET	128	0	0	128	128	0	0	0	ADJ	51			
25	Sub-brightness B change rate	SBBRTB	P45	(A)=SIG4	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	160	128	SET	0	0	128	128	0	0	0	ADJ	51				
26	Gain difference between RGB	ΔGRGB		(A)=SIG3	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	128	128	128	0	0	128	128	0	0	0	ADJ	51				
27	Sub-contrast R change rate	SB CONTR		(A)=SIG3	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	128	70	128	0	0	128	0	0	128	0	0	0	ADJ	51		
28	Sub-contrast B change rate	SBONTB		(A)=SIG3	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	128	70	128	0	0	128	128	0	0	0	SET	0	0	ADJ	51	
29	RGB inverted/non-inverted gain	ΔGINV		(A)=SIG3	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	128	128	128	0	0	128	128	0	0	0	0	0	ADJ	51		
30	Black level/pattern difference between RGB signals	ΔVBL		(A)=SIG3	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	128	128	128	0	0	128	128	0	0	0	0	0	ADJ	51		
31	Gamma gain	G <sub>γ</sub> L	P43	(A)=SIG7	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	ADJ	ADJ	ADJ	128	128	120	ADJ	128	128	0	0	0	ADJ	51		
		G <sub>γ</sub> M	P43	(A)=SIG7	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	ADJ	ADJ	ADJ	128	128	120	ADJ	128	128	0	0	0	ADJ	51		
		G <sub>γ</sub> H	P43	(A)=SIG7	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	ADJ	ADJ	ADJ	128	128	120	180	128	128	0	0	0	ADJ	51		
32	Y1 adjustment variable range	V <sub>Y1</sub> IMN	P43	(A)=SIG7	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	ADJ	ADJ	ADJ	128	128	0	0	128	128	0	0	0	ADJ	51		
		V <sub>Y1</sub> IMX	P43	(A)=SIG7	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	ADJ	ADJ	ADJ	60	128	128	255	0	128	128	0	0	0	ADJ	51	
33	Y2 adjustment variable range	V <sub>Y2</sub> IMN	P43	(A)=SIG7	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	ADJ	ADJ	ADJ	60	128	128	0	0	128	128	0	0	0	ADJ	51	
		V <sub>Y2</sub> IMX	P43	(A)=SIG7	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	ADJ	ADJ	ADJ	60	128	128	0	255	128	128	0	0	0	ADJ	51	
34	Antipole transition time	t <sub>COM</sub>	P38	(A)=SIG3	ON	OFF	OFF	OFF	B	B	ON	-	-	ALL	128	128	128	0	0	ADJ	128	128	0	0	0	ADJ	51			
		t <sub>COM</sub>	P38	(A)=SIG3	ON	OFF	OFF	OFF	B	B	ON	-	-	ALL	128	128	128	0	0	ADJ	128	128	0	0	0	ADJ	51			
35	RGB output black limiter operating voltage	VBLIMN		(A)=SIG2	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	0	128	128	0	0	128	128	0	0	0	0	0	ADJ	51		
		VBLIMX		(A)=SIG2	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	0	128	128	0	0	128	128	0	0	0	0	0	ADJ	51		
36	RGB output white limiter operating voltage	VWLLMN		(A)=SIG2	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	255	128	128	0	0	128	128	0	0	0	0	0	ADJ	51		
		VWLLMX		(A)=SIG2	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	255	128	128	0	0	128	128	0	0	0	0	0	ADJ	51		
37	Black limiter DC voltage difference	ΔVBLIM		(A)=SIG4	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	0	128	128	0	0	128	128	0	0	0	0	0	ADJ	51		
38	White limiter DC voltage difference	ΔVWLLM		(A)=SIG4	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	255	128	128	0	0	128	128	0	0	0	0	0	ADJ	51		
39	Input sync signal amplitude sensitivity	WSSEP		(A)=SIG4	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	128	128	128	0	0	128	128	0	0	0	0	0	ADJ	51		
40	Sync separation input sensitivity	VSSEP		(A)=SIG4	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	128	128	128	0	0	128	128	0	0	0	0	0	ADJ	51		
41	HD output delay rate	TDSY1	P15	(A)=SIG4	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	128	128	128	0	0	128	128	0	0	0	0	0	ADJ	51		
		TDSY2	P15	(A)=SIG4	OFF	OFF	OFF	OFF	B	B	ON	-	-	ALL	128	128	128	0	0	128	128	0	0	0	0	0	ADJ	51		
42	Horizontal pull-in range	HPLLN	P15	(A)=SIG4	OFF	OFF	OFF	OFF	B	B	ON	-	-	NT	ALL	128	128	128	0	0	128	128	0	0	0	0	0	ADJ	51	
		HPLLIP	P15	(A)=SIG4	OFF	OFF	OFF	OFF	B	B	ON	-	-	PAL	ALL	128	128	128	0	0	128	128	0	0	0	0	0	ADJ	51	





(Note) PLL resetting necessary after change of the panel mode (- : arbitrary, ADJ : adjustment, SET : setting)

# LV4141W

## Input sine wave (1)


SG No.	Sine wave	
SIG1		With/without sine wave video signal (Amplitude and frequency variable) ← Value shown in the left 0dB
SIG2		
SIG3		5-step staircase wave
SIG4		$V_L$ amplitude variable VS variable: 143mV, unless otherwise specified. WS variable: 4.7μs, unless otherwise specified. f <sub>H</sub> variable : NTSC 15.734kHz PAL 15.625kHz unless otherwise specified.

## Input sine wave (2)

SG No.	Sine wave	
SIG5		$V_L$ amplitude variable
SIG6		Frequency variable
SIG7		10-step staircase wave
SIG8		2T pulse


**Serial bus communication specifications**

## (1) Conditions for serial transfer



Parameter	Symbol	Conditions	min	typ	max	unit
<b>Serial transfer</b>						
Data setup time	ts0	LOAD setup time to start SCLK.	150			ns
	ts1	DATA setup time to start SCLK.	150			ns
Data hold time	th0	Hold time of LOAD for fall of SCLK.	150			ns
	th1	Data hold time to start SCLK.	150			ns
Pulse width	tw1L	SCLK pulse width.	160			ns
	tw1H	SCLK pulse width.	160			ns
	tw2	LOAD pulse width.	1.0			μs

## (2) 3-wave serial format



Data length : 16bit

Clock frequency : 3MHz or less

DATA loaded at start of "LOAD" only when 16-clock of "SCLK" is entered in the "LOAD" "L" period.  
(Note) Data not loaded in case of 15 or less clocks or 17 or more clocks in "LOAD" "L" period

## (3) Data output timing

## 1. Various mode settings

Some items (with a circle in the V latch column of data specification) have data set at fall of the vertical synchronous signal and some (without a mark in the V latch column) do not.

When data immediately before the vertical synchronous signal is transferred for multiple times, data immediately before vertical synchronous signal becomes effective for items to be set with the vertical synchronous signal. For items for which no setting is made, data becomes effective each time "DATA" is loaded.

## 2. Setting of the electric volume

D/A output data is changed at the same time with loading of "DATA."

## (4) Data specifications

## (4-1) Various mode settings 1

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Description	V latch	Default
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Not used	○	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	Not used		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LPF characteristic changeover : High	○	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	LPF characteristic changeover : Low		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	Not used	○	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	Not used		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	System changeover NTSC	○	
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	System changeover PAL		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	External VD input changeover OFF (used to separate IC sync)	○	
0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	External VD input changeover ON (with external VD input)		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Normal mode	○	
0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	For test. Do not set.		
0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	For test. Do not set.		
0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	For test. Do not set.		
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	HD output polarity, positive	○	○
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	HD output polarity, negative	○	
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	VD output polarity, positive	○	○
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	VD output polarity, negative	○	
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	Panel selection, 521×218 :L1		○
0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	Panel selection, 557×234 :L2		
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	Not used	○	
0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	Not used		
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	Field overlap method, odd number on even number	○	○
0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	Field overlap method, even number on odd number	○	
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	Horizontal inversion, normal scan	○	○
0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	Horizontal inversion, reverse scan	○	
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	Vertical inversion, from top to bottom	○	○
0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	Vertical inversion, from bottom to top	○	
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	Not used	○	
0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	Not used		
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	Normal mode	○	
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	For test. Do not set.		
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	For test. Do not set.		
0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	For test. Do not set.		
0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	For test. Do not set.		
0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	For test. Do not set.		
0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	For test. Do not set.		
0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	External SYNC input polarity change, negative polarity	○	
0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	External SYNC input polarity, positive polarity		
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	External clamp input changeover OFF (IC internal pulse used)	○	
0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	External clamp input changeover ON (external pulse input)		
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	Hsync/Csync input changeover. SYNC IN valid		○
0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	Hsync input changeover. HD IN valid		

## (4-1) Various mode settings 2

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Description	V latch	Default	
0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	Normal mode		○	
0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	For test. Do not set.			
0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	VGATE function ON		○	
0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	VGATE function OFF			
0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	Normal mode		○	
0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	For test. Do not set.			
0	0	0	0	0	0	1	1	0	0	0	0	0	1	0	0	For test. Do not set.			
0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	SIG center level changeover Low voltage		○	
0	0	0	0	0	0	1	1	0	0	0	1	0	0	0	0	SIG center level changeover High voltage			
0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	Normal mode		○	
0	0	0	0	0	0	1	1	0	0	1	0	0	0	0	0	For test. Do not set.			
0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	For test. Do not set.			
0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	For test. Do not set.			
0	0	0	0	0	0	1	0	0	x	x	x	HC5	HC4	HC3	HC2	HC1	H-position setting, 2fh×31Step (Note 1)	○	10000
0	0	0	0	0	1	0	1	x	x	x	x	x	VP2	VP1	VP0	V-position setting, 1H×4Step (Note 2)	○	010	
0	0	0	0	0	1	1	0	x	x	x	HD6	HD5	HD4	HD3	HD2	HD phase setting, 4fh×31Step (Note 3)	○	00000	
0	0	0	0	0	1	1	1	x	x	x	HW5	HW4	HW3	HW2	HW1	BLHD pulse setting, 2fh×31Step (Note 4)	○	10000	
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	Not used			
0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	Normal mode		○	
0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	1	For test. Do not set.			
0	0	0	0	1	0	0	1	0	0	0	0	0	0	1	0	For test. Do not set.			
0	0	0	0	1	0	0	1	0	0	0	0	0	1	0	0	For test. Do not set.			
0	0	0	0	1	0	0	1	0	0	0	0	1	0	0	0	For test. Do not set.			
0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	V blanking period CKH?STH stop OFF	○	○	
0	0	0	0	1	0	0	1	0	0	0	1	0	0	0	0	V blanking period CKH/STH stop ON	○		
0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	H blanking period CKH stop OFF	○	○	
0	0	0	0	1	0	0	1	0	0	1	0	0	0	0	0	H blanking period STH stop ON	○		
0	0	0	0	1	0	0	1	0	0	1	0	0	0	0	0	Normal mode		○	
0	0	0	0	1	0	0	1	0	1	0	0	0	0	0	0	For test. Do not set.			
0	0	0	0	1	0	0	1	1	0	0	0	0	0	0	0	For test. Do not set.			
0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	HD/VD output ON		○	
0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	HD/VD output OFF (HD generation counter stop)			
0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	BLHD output ON		○	
0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	BLHD output OFF (BLHD generation counter stop)			
0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	Backlight OFF (BLSW = 3V)		○	
0	0	0	0	1	0	1	0	0	0	0	0	1	0	0	0	Backlight ON (BLSW = 0V)			
0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	Normal mode		○	
0	0	0	0	1	0	1	0	0	0	0	0	1	0	0	0	For test. Do not set.			
0	0	0	0	1	0	1	0	0	0	0	1	0	0	0	0	For test. Do not set.			
0	0	0	0	1	0	1	0	0	0	1	0	0	0	0	0	For test. Do not set.			
0	0	0	0	1	0	1	0	0	1	0	0	0	0	0	0	For test. Do not set.			
0	0	0	0	1	0	1	0	0	1	0	0	0	0	0	0	Horizontal system counter operation		○	
0	0	0	0	1	0	1	0	1	0	0	0	0	0	0	0	Horizontal system counter stop (effective at standby only)			
0	0	0	0	1	0	1	1	0	0	0	0	0	0	0	0	Not used			
0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	Not used			
0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	Not used			
0	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	Not used			
0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	Not used			

LV4141W


#### (4-1) Various mode settings 3

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Description	V latch	Default
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	Standby mode (Note 6)	Note 6	○
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	Sleep mode (Note 6)	Note 6	
0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	Normal mode (Note 6)	Note 6	
0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	1	Not used		
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	Blanking at transfer to normal ON		○
0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	Blanking at transfer to normal OFF		
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	Blanking period at transfer to normal changed to 0.25 sec		○
0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	Blanking period at transfer to normal changed to 0.5 sec		
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	Normal mode		○
0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	For test. Do not set.		
0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	For test. Do not set.		
0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	For test. Do not set.		
0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	For test. Do not set.		
0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	Sample hold phase SHS1 (Note 5)		
0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	1	Sample hold phase SHS2 (Note 5)		
0	0	0	1	0	0	0	1	0	0	0	0	0	0	1	0	Sample hold phase SHS3 (Note 5)		
0	0	0	1	0	0	0	1	0	0	0	0	0	0	1	1	Sample hold phase SHS4 (Note 5)		○
0	0	0	1	0	0	0	1	0	0	0	0	0	0	1	0	Sample hold phase SHS5 (Note 5)		
0	0	0	1	0	0	0	1	0	0	0	0	0	1	0	1	Sample hold phase SHS6 (Note 5)		
0	0	0	1	0	0	0	1	0	0	0	0	0	1	1	x	Sample hold phase, ALL through (Note 5)		
0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	Normal mode		○
0	0	0	1	0	0	0	1	0	0	0	0	0	1	0	0	For test. Do not set.		
0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	0	For test. Do not set.		
0	0	0	1	0	0	0	1	0	0	1	0	0	0	0	0	For test. Do not set.		
0	0	0	1	0	0	0	1	0	0	1	0	0	0	0	0	For test. Do not set.		
0	0	0	1	0	0	0	1	0	1	0	0	0	0	0	0	For test. Do not set.		
0	0	0	1	0	0	0	1	0	1	0	0	0	0	0	0	For test. Do not set.		
0	0	0	1	0	0	0	1	0	1	0	0	0	0	0	0	For test. Do not set.		


#### (4-2) Electronic volume setting

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Description	Default	
1	0	0	0	0	0	0	0	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Not used		
1	0	0	0	0	0	0	1	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Not used		
1	0	0	0	0	0	0	1	0	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	BRIGHT adjustment	10010101
1	0	0	0	0	0	0	1	1	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	CONTRAST adjustment	10001100
1	0	0	0	0	0	1	0	0	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	R-BRIGHT adjustment	10000000
1	0	0	0	0	1	0	0	1	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	B-BRIGHT adjustment	10000000
1	0	0	0	0	1	1	0	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	$\gamma$ -1 adjustment	01100100	
1	0	0	0	0	1	1	1	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	$\gamma$ -2 adjustment	00000000	
1	0	0	0	1	0	0	0	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Not used		
1	0	0	0	1	0	0	1	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	R-CONT adjustment	10000000	
1	0	0	0	1	0	1	0	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	B-CONT adjustment	10000000	
1	0	0	0	1	0	1	1	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	BLKLIMT adjustment	10101100	
1	0	0	0	1	1	0	0	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Not used		
1	0	0	0	1	1	0	1	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Not used		
1	0	0	0	1	1	1	0	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Not used		
1	0	0	0	1	1	1	1	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	VCO adjustment	10000000	
1	0	0	1	0	0	0	0	x	x	x	x	DA3	DA2	DA1	DA0	WHTLIMT adjustment	0000	
1	0	0	1	0	0	0	1	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	COM amplitude adjustment	10000000	
1	0	0	1	0	0	1	0	x	x	DA5	DA4	DA3	DA2	DA1	DA0	COM level adjustment	100000	
1	1	1	0	0	0	0	0	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	For test. Do not set.		


(Note 1) H-Position set  
 (1Step =  $2 \times 1/f_h$ ) :  $1/f_h = 90\text{ns}$




(Note 2) V-Position set





(Note 3) HD phase set  
 (1Step =  $4 \times 1/f_h$ )



(Note 4) BLHD phase set  
(1Step = 2×1/fh)



(Note 5) Sample hold phase  
S/H pulse timing



CSH = H (Normal)

	SHS1	SHS2	SHS3	SHS4	SHS5	SHS6
SH1	B	C	D	E	F	A
SH2	F	A	B	C	D	E
SH3	D	E	F	A	B	C
SH4	C	D	E	F	A	B

CSH = L (Inverted)

	SHS1	SHS2	SHS3	SHS4	SHS5	SHS6
SH1	D	E	F	A	B	C
SH2	F	A	B	C	D	E
SH3	B	C	D	E	F	A
SH4	C	D	E	F	A	B

SH1 : SH pulse for G signal  
SH2 : SH pulse for R signal  
SH3 : SH pulse for B signal

SH4 : SH pulse for RGB signal

(Note 6) Powr save function

a) Signal output in each mode

Output Pin	Normal	Standb	Sleep
RGBout			
DSD	Normal output	all OFF	
COM			
CKH1		CKH1 = H	all "L"
CKH2		CKH2 = L	
STH		STH = H	
XSTH		XSTH = L	
DSG		PCG1 = H	
XDSG		PCG2 = L	
ENB		ENB = H	
XENB		XENB = L	
CKV1		CKV1 = H *	
CKV2		CKV2 = L *	
STV	Normal output	STV = H *	
XSTV		XSTV = L *	
HD			
VD	Normal output		
BLHD			
BLSW	Normal output		


\* After transfer from normal to standby, the respective state becomes effective after normal output for the 1V period.

b) Transfer/return to each mode


- Transfer/return between normal and standby modes is acknowledged with the vertical synchronous signal.
- Transfer/return between standby and sleep modes is changed over each time the serial data is transmitted.
- Transfer/return between normal and sleep modes cannot be made directly.

Be sure to carry out changeover via the standby mode.

## Sampl Application Circuit (at input of internal synchronous separate signal)



## Sample Application Circuit (at input of external synchronous separate signal)



\*1 Delete (open) at input of external VD.

\*2 Connect pin 59 to GND at input of composite sink

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of April, 2007. Specifications and information herein are subject to change without notice.