256Mb (4M×4Bank×16) Double DATA RATE 2 SDRAM

Features

- JEDEC Standard VDD/VDDQ=1.8V \pm 0.1V.
- All inputs and outputs are compatible with SSTL_18 interface.
- Fully differential clock inputs (CK,/CK) operation.
- 4 Banks
- Posted CAS
- Burst Length: 4 and 8.
- Programmable CAS Latency (CL): 3, 4 and 5.
- Programmable Additive Latency (AL):
 0, 1, 2, 3 and 4.
- Write Latency (WL) = Read Latency (RL) -1.
- Read Latency (RL) = Programmable Additive Latency (AL) + CAS Latency (CL)
- Bi-directional Differential Data Strobe (DQS).
- · Data inputs on DQS centers when write.
- Data outputs on DQS, /DQS edges when read.
- On chip DLL align DQ, DQS and /DQS transition with CK transition.
- DM mask write data-in at the both rising and falling edges of the data strobe.
- Sequential & Interleaved Burst type available.
- Off-Chip Driver (OCD) Impedance Adjustment
- On Die Termination (ODT)
- Auto Refresh and Self Refresh
- 8,192 Refresh Cycles / 64ms
- Average Refresh Period 7.8us at lower than T_{case} 85 °C, 3.9us at 85 °C < $T_{case} \le 95$ °C
- RoHS Compliance
- · Partial Array Self-Refresh (PASR)
- High Temperature Self-Refresh rate enable

Description

The EM44AM1684LBC is a high speed Double Date Rate 2 (DDR2) Synchronous DRAM fabricated with ultra high performance CMOS process containing 268,435,456 bits which organized as 4Mbits x 4 banks by 16 bits.

This synchronous device achieves high speed double-data-rate transfer rates of up to 667 Mb/sec/pin (DDR2-667) for general applications.

The chip is designed to comply with the following key DDR2 SDRAM features: (1) posted CAS with additive latency, (2) write latency = read latency -1, (3) Off-Chip Driver (OCD) impedance adjustment and On Die Termination (4) normal and weak strength data output driver.

All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and /CK falling). All I/Os are synchronized with a pair of bidirectional strobes (DQS and /DQS) in a source synchronous fashion. The address bus is used to convey row, column and bank address information in a /RAS and /CAS multiplexing style.

The 512Mb DDR2 device operates with a single power supply: 1.8V \pm 0.1V VDD and VDDQ.


Available package: TFBGA-84Ball (12.5mmx10mm, 0.8mm x 0.8mm ball pitch).

Ordering Information

Part No	Organization	Max. Freq	Package	Grade	Pb
EM44AM1684LBC-5F	16M X 16	DDR2-400MHz 3-3-3	TFBGA-84Ball	Commercial	Free
EM44AM1684LBC-37F	16M X 16	DDR2-533MHz 4-4-4	TFBGA-84Ball	Commercial	Free
EM44AM1684LBC-3F	16M X 16	DDR2-667MHz 5-5-5	TFBGA-84Ball	Commercial	Free

Note: Speed bin is in order of CL-tRCD-tRP

EM44AM1684LBC



^{*} EOREX reserves the right to change products or specification without notice.

Pin Assignment: Top View

1	2	3		7	8	9
VDD	NC	vss	Α	VSSQ	/UDQS	VDDQ
DQ14	VSSQ	UDM	В	UDQS	VSSQ	DQ15
VDDQ	DQ9	VDDQ	С	VDDQ	DQ8	VDDQ
DQ12	VSSQ	DQ11	D	DQ10	VSSQ	DQ13
VDD	NC	vss	E	VSSQ	/LDQS	VDDQ
DQ6	VSSQ	LDM	F	LDQS	VSSQ	DQ7
VDDQ	DQ1	VDDQ	G	VDDQ	DQ0	VDDQ
DQ4	VSSQ	DQ3	Н	DQ2	VSSQ	DQ5
VDDL	VREF	vss	J	VSSDL	CK	VDD
	CKE	/WE	K	/RAS	/CK	ODT
NC	BA0	BA1	L	/CAS	/CS	
	A10/AP	A1	М	A2	A0	VDD
VSS	A3	A5	N	A6	A4	
	A7	A9	Р	A11	A8	vss
VDD	A12	NC	R	NC	NC	

84ball TFBGA / (12.5mm x 10mm x 1.2mm)

Note:

- 1. VDDL and VSSDL are power and ground for the DLL.
- 2. In case of only 8 DQs out of 16 DQs are used, LDQS, LDQSB and DQ0~7 must be used.

Pin Description (Simplified)

Pin	Name	Function
J8,K8	CK,/CK	(System Clock) CK and CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK. Output (read) data is referenced to the crossings of CK and CK (both directions of crossing).
L8	/CS	(Chip Select) All commands are masked when CS is registered HIGH. CS provides for external Rank selection on systems with multiple Ranks. CS is considered part of the command code.
K2	CKE	(Clock Enable) CKE high activates and CKE low deactivates internal clock signals and device input buffers and output drivers. Taking CKE low provides Precharge Power-Down and Self- Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for power down entry and exit and for Self-Refresh entry. CKE is asynchronous for Self-Refresh exit. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK, ODT and CKE are disabled during Power Down. Input buffers, excluding CKE are disabled during Self-Refresh.
M8,M3,M7,N2,N8, N3,N7,P2,P8,P3, M2,P7,R2	A0~12	(Address) Provided the row address for Active commands and the column address and Auto Precharge bit for Read/Write commands to select one location out of the memory array in the respective bank. A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op-code during Mode Register Set commands.
L2,L3	BA0, BA1	(Bank Address) BA0 - BA1 define to which bank an Active, Read, Write or Precharge command is being applied (For 256Mb and 512Mb, BA2 is not applied). Bank address also determines if the mode register or extended mode register is to be accessed during a MRS or EMRS cycle.
К9	ODT	(On Die Termination) ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When enabled, ODT is applied to each DQ, UDQS/UDQS, LDQS/LDQS, UDM, and LDM signal. The ODT pin will be ignored if the Extended Mode Register (EMRS(1)) is programmed to disable ODT.
K7, L7, K3	/RAS, /CAS, /WE	(Command Inputs) /RAS, /CAS and /WE (along with /CS) define the command being entered.
B7,A8,F7,E8	UDQS,/UDQS, LDQS,/LDQS	(Data Strobe) Output with read data, input with write data. Edge-aligned with read data, centered in write data. LDQS corresponds to the data on DQ0-DQ7; UDQS corresponds to the data on DQ8-DQ15. The data strobes LDQS and UDQS may be used in single ended mode or paired with optional complementary signals /LDQS and /UDQS

eorex

EM44AM1684LBC

		to provide differential pair signaling to the system during both reads and writes. An EMRS(1) control bit enables or disables all complementary data strobe signals. In this data sheet, "differential DQS signals" refers to A10 = 0 of EMRS(1) using LDQS/LDQS and UDQS/UDQS. "single-ended DQS signals" refers to A10 = 1 of EMRS(1) using LDQS and UDQS.
B3,F3	UDM,LDM	(Input Data Mask) DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading.
G8,G2,H7,H3,H1, H9,F1,F9,C8, C2,D7,D3,D1, D9,B1,B9	DQ0~15	(Data Input/Output) Data inputs and outputs are on the same pin.
A1,E1,J9,M9,R1/ A3,E3,J3,N1,P9	VDD/VSS	(Power Supply/Ground) VDD and VSS are power supply for internal circuits.
A9,C1,C3,C7,C9,E 9,G1,G3,G7,G9/ A7,B2,B8,D2,D8,E 7,F2,F8,H2,H8	VDDQ/VSSQ	(DQ Power Supply/DQ Ground) VDDQ and VSSQ are power supply for the output buffers.
J1/J7	VDDL/VSSDL	(DLL Power Supply/DLL Ground) VDDL and VSSDL are power supply for DLL circuits
J2	VREF	(Reference Voltage) SSTL_1.8 reference voltage
A2,E2,L1,R3,R7, R8	NC	(No Connection) No internal electrical connection is present.

Absolute Maximum Rating

Symbol	Item	Rating	Units
V _{IN} , V _{OUT}	Input, Output Voltage	-0.5 ~ +2.3	V
$V_{DD}, V_{DDQ,}$	Power Supply Voltage	-0.5 ~ +2.3	٧
$V_{DDL,}$	DLL Power Supply Voltage	-0.5 ~ +2.3	٧
T _{OP}	Operating Temperature Range	0 ~ +85	°C
T _{STG}	Storage Temperature Range	-55 ~ +100	°C
P _D	Power Dissipation	1	W
I _{OS}	Short Circuit Current	50	mA

Note: Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Capacitance (V_{CC} =1.8 $V \pm 0.1V$, f=1MHz, T_A =25 $^{\circ}$ C)

Symbol	Parameter	Min.	Тур.	Max.	Units
C _{CK}	Input Capacitance of CK, /CK	1.0	-	2.0	рF
CD _{CK}	Input Capacitance delta of CK, /CK	-	-	0.25	рF
Cı	Input Capacitance for others: CKE, Address, /CS, /RAS, /CAS, /WE	1.0	-	2.0	pF
CD _I	Input Capacitance delta for others	-	-	0.25	рF
C _{IO}	Input/Output Capacitance DQ, DM, DQS, DQS, RDQS, RDQS	3.0	-	4.0	pF
C _{DIO}	Input/Output Capacitance delta	-	-	0.5	рF

Recommended DC Operating Conditions ($T_A=0$ °C ~85 °C)

Symbol	Parameter	Min.	Тур.	Max.	Units
V_{DD}	Power Supply Voltage	1.7	1.8	1.9	V
V_{DDDL}	Power Supply for DLL Voltage	1.7	1.8	1.9	V
V_{DDQ}	Power Supply for Output Voltage	1.7	1.8	1.9	V
V_{REF}	Input Reference Voltage	0.49* V _{DDQ}	0.5* V _{DDQ}	0.51* V _{DDQ}	V
V _{TT}	Termination Voltage	V _{REF} - 0.04	V_{REF}	V _{REF} +0.04	V
V_{ID}	DC differential Input Voltage	0.25	-	$V_{DDQ}+0.6$	V
V _{IH}	Input Logic High Voltage	V _{REF} +0.125	-	V _{DDQ} +0.3	V
V _{IL}	Input Logic Low Voltage	-0.3	-	V _{REF} - 0.125	V

Note: * All voltages referred to V_{SS}.

Recommended DC Operating Conditions

 $(V_{DD}=1.8V\pm0.1V, T_{A}=0\,^{\circ}C\sim85\,^{\circ}C)$

Symbol	Parameter	Test Conditions	-3 5-5-5 Max.	-37 4-4-4 Max.	-5 3-3-3 Max.	Units
I _{DD1}	Operating Current (Note 1)	Burst length=2, $t_{RC} \ge t_{RC}$ (min.), $I_{OL} = 0$ mA, One bank active	110	95	75	mA
I _{DD2P}	Precharge Standby Current in Power Down Mode	$CKE \le V_{IL}(max.), t_{CK} = min$	5	5	5	mA
I _{DD2N}	Precharge Standby Current in Non-power Down Mode	CKE≥V _{IH} (min.), t _{CK} =min, /CS≥V _{IH} (min.) Input signals SWITCHING	50	40	32	mA
I _{DD3P}	Active Standby Current in Power Down Mode (A12=0)	CKE≤V _{IL} (max.), t _{CK} =min	20	17	14	mA
I _{DD3P}	Active Standby Current in Power Down Mode (A12=1)	$CKE \le V_{IL}(max.), t_{CK} = min$	7	5	5	mA
I _{DD3N}	Active Standby Current in Non-power Down Mode	CKE≥V _{IH} (min.), t _{CK} =min, /CS≥V _{IH} (min.) Input signals SWITCHING	55	42	35	mA
I _{DD4}	Operating Current (Burst Mode) (Note 2)	$t_{CK} \ge t_{CK}(min.), I_{OL}=0mA,$ All banks active	170	130	100	mA
I _{DD5}	Refresh Current (Burst Mode) (Note 3)	t _{RC} ≥ t _{RFC} (min.), All banks active	170	150	130	mA
I_{DD6}	Self Refresh Current	CKE≤0.2V	5	5	5	mA
I _{DD7}	Operating Current	All bank Interleave read	240	220	210	mA

^{*}All voltages referenced to V_{SS} .

Note 1: I_{DD1} depends on output loading and cycle rates. (CL=CL min. AL=0)

Note 2: I_{DD4} depends on output loading and cycle rates.


Input signals SWITCHING.

Note 3: Min. of t_{RFC} (Auto refresh Row Cycle Times) is shown at AC Characteristics.

Recommended DC Operating Conditions (Continued)

Symbol	Parameter	Test Conditions	Min.	Max.	Units
I _{IL}	Input Leakage Current	$0 \le V_1 \le V_{DDQ}$, $V_{DDQ} = V_{DD}$ All other pins not under test=0V	-2	+2	uA
I _{OL}	Output Leakage Current	$0 \le V_O \le V_{DDQ}$, D_{OUT} is disabled	-5	+5	uA
V_{OH}	High Level Output Voltage	I _O =-13.4mA	V _{TT} +0.603		V
V_{OL}	Low Level Output Voltage	I _O =+13.4mA		V _{TT} -0.603	V

Block Diagram



OCD Default Setting Table

Symbol	Parameter	Min.	Тур.	Max.	Units
-	Output Impedance	12.6	18	23.4	Ω
-	Pull-up / Pull down mismatch	0	-	4	Ω
-	Output Impedance step size for OCD calibration	0	-	1.5	Ω
-	Output Slew Rate	+1.5	-	5.0	V/ns

AC Operating Test Conditions

 $(V_{DD}=1.8V\pm0.1V,\,T_A=0\,^{\circ}\!\text{C}\,^{\sim}85\,^{\circ}\!\text{C})$

Symbol	Item	Conditions
VSWING(max)	Input Signal maximum peak to peak swing	1.0 V
SLEW	Input Signals minimum slew rate	1.0 V/ns
V_{REF}	Input Reference Level	0.5^*V_{DDQ}

AC Operating Test Conditions(Continued)

Symbol	Parameter	Min.	Max.	Units
V_{ID}	AC differential Input Voltage	0.5	$V_{DDQ}+0.6$	V
V_{IX}	AC differential corss point Input Voltage	0.5*V _{DDQ} - 0.175	$0.5^*V_{DDQ} + 0.175$	٧
V _{OX}	AC differential corss point Output Voltage	0.5*V _{DDQ} - 0.125	$0.5^*V_{DDQ} + 0.125$	٧
V _{IH}	Input Logic High Voltage	$V_{REF} + 0.25$	-	٧
V _{IL}	Input Logic Low Voltage	-	V _{REF} - 0.25	V
V_{OH}	High Level Output Voltage	V _{TT} +0.603	1	V
V _{OL}	Low Level Output Voltage	-	V _{TT} -0.603	V

AC Operating Test Characteristics

 $(V_{DD}=1.8V\pm0.1V, T_{A}=0 \,{}^{\circ}\!\text{C} \, {}^{\sim}85\,{}^{\circ}\!\text{C})$

Cumbal	Dovometer	-	3	-3	37	-	5	l loite
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{DQCK}	DQ output access from CLK,/CLK	-0.45	+0.45	-0.5	+0.5	-0.6	+0.6	ns
t _{DQSCK}	DQS output access time from CLK,/CLK	-0.4	+0.4	-0.45	+0.45	-0.5	+0.5	ns
t_{CL},t_{CH}	CL low/high level width	0.45	0.55	0.45	0.55	0.45	0.55	t _{CK}
t _{CK}	Clock Cycle Time	3	8	3.75	8	5	8	ns
t _{DS}	DQ and DM setup time	0.1	-	0.1	-	0.15	-	ns
t _{DH}	DQ and DM hold time	0.18	-	0.23	-	0.28	-	ns
t _{DIPW}	DQ and DM input pulse width for each input	0.35	-	0.35	-	0.35	-	t _{CK}
t _{HZ}	Data out high impedance time from CLK,/CLK	-	+0.45	-	+0.5	-	+0.6	ns
t_LZ	Data out low impedance time from CLK,/CLK	-0.45	+0.45	-0.5	+0.5	-0.6	+0.6	ns
t _{DQSQ}	DQS-DQ skew for associated DQ signal	-	0.24	-	0.3	-	0.35	ns
t _{QSH}	Data hold skew factor	-	0.34	-	0.4	-	0.45	ns
t _{DQSS}	Write command to first latching DQS transition	-0.25	+0.25	-0.25	+0.25	-0.25	+0.25	t _{CK}
t _{DQSL} ,t _{DQSH}	DQS Low/High input pulse width	0.35	-	0.35	-	0.35	-	t _{CK}
t_{DSL},t_{DSH}	DQS input valid window	0.2	-	0.2	-	0.2	-	t _{CK}
t _{MRD}	Mode Register Set command cycle time	2	-	2	-	2	-	t _{CK}
t _{WPRES}	Write Preamble setup time	0	-	0	-	0	-	ns
t _{WPRE}	Write Preamble	0.35	-	0.35	-	0.35	-	t _{CK}
t _{WPST}	Write Postamble	0.4	0.6	0.4	0.6	0.4	0.6	t _{CK}
t _{IS}	Address/control input setup time	0.2	-	0.25	-	0.35	-	ns
t _{IH}	Address/control input hold time	0.28	-	0.38	-	0.48	-	ns
t _{RPRE}	Read Preamble	0.9	1.1	0.9	1.1	0.9	1.1	t _{CK}

AC Operating Test Characteristics (Continued)

 $(V_{DD}=1.8V\pm0.1V, T_{A}=0 \,{}^{\circ}\!\text{C} \, {}^{\sim}85\,{}^{\circ}\!\text{C})$

Cymbol	Darameter	-:	3	-3	37	-:	5	Unit
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	
t _{RPST}	Read Postamble	0.4	0.6	0.4	0.6	0.4	0.6	t _{CK}
t _{RAS}	Active to Precharge command period	45	70K	45	70K	45	70K	ns
t _{RC}	Active to Active command period	60	-	60	-	60	-	ns
t _{RFC}	Auto Refresh Row Cycle Time	105	-	105	-	105	-	ns
t _{RCD}	Active to Read or Write delay	15	-	15	-	15	-	ns
t _{RP}	Precharge command period	15	-	15	-	15	-	ns
t _{RRD}	Active bank A to B command period	10	-	10	-	10	-	ns
t _{CCD}	Column address to column address delay	2	-	2	-	2	-	t _{CK}
t _{WR}	Write recovery time	15	-	15	-	15	-	ns
t _{DAL}	Auto Pre-charge write recovery + pre-charge time	t _{RP+} t _{WR}	-	t _{RP+} t _{WR}	-	t _{RP+} t _{WR}	-	t _{CK}
t _{XSRD}	Exit self refresh to Read command	200	1	200	-	200	-	t _{CK}
t _{XSNR}	Exit self refresh to non-read command	115	-	115	-	115	-	ns
t _{XARD}	Exit active power-down mode to Read command (Fast exit)	2	-	2	-	2	-	t _{CK}
t _{XARDS}	Exit active power-down mode to Read command (Slow exit)	7-AL	ı	6-AL	i	6-AL	-	t _{CK}
t _{XP}	Exit pre-charge power-down to any non-read command	2	-	2	-	2	-	t _{CK}
t _{WTR}	Internal Write to Read command delay	7.5	-	7.5	-	10	-	ns
t _{RTP}	Internal Read to pre-charge delay	7.5	ı	7.5	i	7.5	-	ns
t _{CKE}	CKE minimum pulse width	3	-	3	-	3	-	t _{CK}
t _{WPD}	Write to pre-charge delay(same bank)	WL+ BL/2 + t _{WR}	-	WL+ BL/2 + t _{WR}	-	WL+ BL/2 + t _{WR}	-	t _{CK}
t _{RPD}	Read to pre-charge delay(same bank)	AL+ BL/2+1	-	AL+ BL/2+1	-	AL+ BL/2+1	-	t _{CK}
t _{OIT}	OCD drive mode output delay	0	12	0	12	0	12	ns
t _{REFI}	Average periodic refresh interval	-	7.8	-	7.8	-	7.8	us

AC Operating Test Characteristics (Continued)

 $(V_{DD}=1.8V\pm0.1V, T_{A}=0\,^{\circ}C\ ^{\circ}85\,^{\circ}C)$

Symbol	Parameter	_	3	-3	37	_	Unit	
Symbol	raidilletei	Min.	Max.	Min.	Max.	Min.	Max.	
t _{AOND}	ODT turn-on delay	2	2	2	2	2	2	t _{CK}
t _{AOFD}	ODT turn-off delay	2	.5	2	.5	2	t _{CK}	
t _{AON}	ODT turn-on ^(Note 1)	tAC (_{MIN})	tAC (_{MAX}) + 1	tAC (_{MIN})	tAC (_{MAX}) + 1	tAC (_{MIN})	tAC (_{MAX}) + 1	ns
t _{AOF}	ODT turn-off ^(Note 2)	tAC (MIN)	tAC (_{MAX}) + 0.6	tAC (MIN)	tAC (_{MAX}) + 0.6	tAC (MIN)	tAC (_{MAX}) + 0.6	ns
t _{AONPD}	ODT turn-on (Power-Down Modes)	tAC (MIN) + 2ns	2Tck+ tAC (_{MAX}) + 1ns	tAC (MIN) + 2ns	2Tck+ tAC (_{MAX}) + 1ns	tAC (_{MIN}) + 2ns	2Tck+ tAC (_{MAX}) + 1ns	ns
t _{AOFPD}	ODT turn-off (Power-Down Modes)	tAC (_{MIN}) + 2ns	2.5Tck + tAC (_{MAX}) + 1ns	tAC (MIN) + 2ns	2.5Tck + tAC (_{MAX}) + 1ns	tAC (MIN) + 2ns	2.5Tck + tAC (_{MAX}) + 1ns	ns
t _{ANPD}	ODT to Power Down Mode Entry Latency	3	-	3	-	3	-	t _{CK}
t _{AXPD}	ODT Power Down Exit Latency	8	-	8	-	8	-	t _{CK}


Note 1: ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on.

ODT turn on time max is when the ODT resistance is fully on. Both are measure from tAOND.

Note 2: ODT turn off time min is when the device starts to turn off ODT resistance

ODT turn off time max is when the bus is in high impedance. Both are measured from tAOFD.

Simplified State Diagram



1. Command Truth Table

Command	Symbol	СК	Ε	/CS	/RAS	/CAS	/WE	BA0,	A10	A12~A0
Command	Syllibol	n-1	n	3	/nas	CAS	/VVL	BA1	AIU	A12~A0
Ignore Command	DESL	Н	Χ	Ι	Χ	Χ	Χ	Χ	Χ	Χ
No Operation	NOP	Н	Χ	L	Η	Η	Н	Χ	Χ	Χ
Read	READ	Н	Η	L	Η	L	Н	V	L	V
Read with Auto Pre-charge	READA	Н	Н	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Н	L	Н	L	L	V	L	V
Write with Auto Pre-charge	WRITA	Н	Н	L	Н	L	L	V	Н	V
Bank Activate	ACT	Н	Н	L	L	Н	Н	V	V	V
Pre-charge Select Bank	PRE	Н	Н	L	L	Н	L	V	L	Χ
Pre-charge All Banks	PALL	Н	Н	L	L	Н	L	Х	Н	Х
(Ext.) Mode Register Set	(E)MRS	Н	Н	L	L	L	L	V	V	V

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

2. CKE Truth Table

Item	Command	Symbol	CK	Έ	/CS	/RAS	/CAS	/WE	Addr.
item	Command	Cyllibol	n-1	n	700	TIAO		/ V V L	Addi.
Idle	CBR Refresh Command	REF	Н	Η	L	L	L	Η	Х
Idle	Self Refresh Entry	SELF	Н	L	L	L	L	I	X
Self Refresh	Self Refresh Exit		L	Η	L	Н	Η	Η	Х
Sell Nellesii	Sell Hellesh Exit		L	Η	Н	Χ	Χ	Χ	Χ
Idle	Power Down Entry		Н	L	Н	Χ	Χ	Χ	Χ
lule	Fower Down Littly		Н	L	L	Н	Ι	Ι	Χ
Power Down	Power Down Exit		L	Η	Н	Χ	Χ	Χ	Х
FOWEI DOWII	FOWER DOWN EXIL		L	Н	L	Н	Н	Н	Χ

Remark H = High level, L = Low level, X = High or Low level (Don't care)

EM44AM1684LBC

3. Operative Command Table

Current State	/CS	/R	/C	/W	Addr.	Command	Action													
	Н	Х	Х	Х	Х	DESL	NOP													
	L	Н	Н	Н	X	NOP	NOP													
	L	Н	Н	L	X	TERM	NOP													
	L	Н	L	X	BA/CA/A10	READ/WRIT/BW	ILLEGAL (Note 1)													
Idle	L	L	Н	Н	BA/RA	ACT	Bank active,Latch RA													
	L	L	Н	L	BA, A10	PRE/PREA	NOP ^(Note 3)													
	L	L	L	Н	X	REFA	Auto refresh ^(Note 4)													
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode register													
	Н	Х	Х	Х	X	DESL	NOP													
	L	Н	Н	Н	Х	NOP	NOP													
	L	Н	Н	L	BA/CA/A10	READ/READA	Begin read,Latch CA, Determine auto-precharge													
Row	L	Н	L	L	BA/CA/A10	WRIT/WRITA	Begin write,Latch CA, Determine auto-precharge													
Active	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 1)													
	L	L	Н	L	BA/A10	PRE/PREA	Precharge/Precharge all													
	L	L	L	Н	Х	REFA	ILLEGAL													
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL													
	Н	Χ	Χ	Χ	X	DESL	NOP(Continue burst to end)													
	L	Н	Н	Н	X	NOP	NOP(Continue burst to end)													
	L	Н	Н	L	Х	TERM	Terminal burst													
																	١			Terminate burst,Latch CA,
	L	Н	L	Н	Н	Н	Н	Н	BA/CA/A10	READ/READA	Begin new read,									
Read							Determine Auto-precharge													
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 1)													
	L	L	Н	L	BA, A10	PRE/PREA	Terminate burst, PrecharE													
	L	L	L	Н	X	REFA	ILLEGAL													
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL													
	Н	Χ	Х	Χ	X	DESL	NOP(Continue burst to end)													
	L	Н	Н	Н	X	NOP	NOP(Continue burst to end)													
	L	Н	Н	L	X	TERM	ILLEGAL													
							Terminate burst with DM="H",Latch													
	L	Н	L	Н	BA/CA/A10	READ/READA	CA,Begin read,Determine													
							auto-precharge (Note 2)													
Mrita	Write L H						Terminate burst,Latch CA,Begin													
vviite		Н	L	L	BA/CA/A10	WRIT/WRITA	new write, Determine													
							auto-precharge (Note 2)													
	L L H H BA/RA ACT		ACT	ILLEGAL (Note 1)																
					DA 440	DDE/DDE 4	Terminate burst with DM="H",													
	L	L	Н	L	BA, A10	PRE/PREA	Precharge													
	L	L	L	Н	Х	REFA	ILLEGAL													
	L	L	L	L	Op-Code,	MRS	ILLEGAL													

3. Operative Command Table (Continued)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
	Н	Χ	Χ	Χ	X	DESL	NOP(Continue burst to end)
	L	Н	Н	Н	X	NOP	NOP(Continue burst to end)
	L	Н	Н	L	BA/CA/A10	TERM	ILLEGAL
Donal codale	L	Н	L	Χ	BA/RA	READ/WRITE	ILLEGAL (Note 1)
Read with AP	L	L	Н	Н	BA/A10	ACT	ILLEGAL (Note 1)
7.11	L	L	Н	L	Х	PRE/PREA	ILLEGAL (Note 1)
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	Н	Χ	Χ	Χ	X	DESL	NOP(Continue burst to end)
	L	Н	Н	Н	X	NOP	NOP(Continue burst to end)
	L	Н	Н	L	X	TERM	ILLEGAL
	L	Н	L	Х	BA/CA/A10	READ/WRITE	ILLEGAL (Note 1)
Write with AP	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 1)
	L	L	Н	L	BA/A10	PRE/PREA	ILLEGAL (Note 1)
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	Н	Χ	Χ	Х	Х	DESL	NOP(idle after t _{RP})
	L	Н	Н	Н	Х	NOP	NOP(idle after t _{RP})
	L	Н	Н	L	X	TERM	NOP
	L	Н	L	Х	BA/CA/A10	READ/WRITE	ILLEGAL (Note 1)
Pre-charging	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 1)
	L	L	Н	L	BA/A10	PRE/PREA	NOP(idle after t _{RP}) (Note 3)
	L	L	L	Н	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	Н	Χ	Χ	Χ	Х	DESL	NOP(Row active after t _{RCD})
	L	Н	Н	Н	Х	NOP	NOP(Row active after t _{RCD})
	L	Н	Н	L	Х	TERM	NOP
Б	L	Н	L	Χ	BA/CA/A10	READ/WRITE	ILLEGAL (Note 1)
Row Activating	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 1)
15.11.1.19	L	L	Н	L	BA/A10	PRE/PREA	ILLEGAL ^(Note 1)
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

3. Operative Command Table (Continued)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
	Н	Χ	Χ	Χ	Х	DESL	NOP
	L	Н	Ι	Ι	X	NOP	NOP
	L	Н	Τ	L	X	TERM	NOP
	L	Н	L	Η	BA/CA/A10	READ	ILLEGAL ^(Note 1)
Write	L	Н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP
Recovering	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 1)
	L	L	Н	L	BA/A10	PRE/PREA	ILLEGAL (Note 1)
	L	L	L	Н	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	Н	Χ	Χ	Χ	Х	DESL	NOP(idle after t _{RP})
	L	Н	Н	Н	Х	NOP	NOP(idle after t _{RP})
	L	Н	Ι	L	Х	TERM	NOP
	L	Н	L	Χ	BA/CA/A10	READ/WRIT	ILLEGAL
Refreshing	L	L	Ι	Ι	BA/RA	ACT	ILLEGAL
	L	L	Τ	L	BA/A10	PRE/PREA	NOP(idle after t _{RP})
	Ĺ	Ĺ	L	Н	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

 $\textbf{Remark} \ H = High \ level, \ L = Low \ level, \ X = High \ or \ Low \ level \ (Don't \ care), \ AP = Auto \ Pre-charge$

Note 1: ILLEGAL to bank in specified states;

Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

Note 2: Must satisfy bus contention, bus turn around, and/or write recovery requirements.

Note 3: NOP to bank precharging or in idle state. May precharge bank indicated by BA.

Note 4: ILLEGAL of any bank is not idle.

4. Command Truth Table for CKE

Current State	Cł	ΚE	/CS	/R	/C	/W	Addr.	Action
Current State	n-1	n	/03	/n	/0	/ V V	Addi.	ACIOT
	Н	Χ	Х	Χ	Χ	Χ	Х	INVALID
	L	Η	Н	Χ	Χ	Χ	X	Exist Self-Refresh
	L	Н	L	Н	Н	Н	X	Exist Self-Refresh
Self Refresh	L	Н	L	Н	Н	L	X	ILLEGAL
	L	Н	L	Н	L	Χ	X	ILLEGAL
	L	Н	L	L	Χ	Χ	Χ	ILLEGAL
	L	L	Х	Χ	Χ	Χ	Х	NOP(Maintain self refresh)
	Н	Χ	Χ	Χ	Χ	Χ	Χ	INVALID
Both bank	L	Н	Н	Χ	Χ	Χ	Χ	Exist Power down
precharge	L	Н	L	Н	Н	Н	Χ	Exist Power down
power down	L	Н	L	Н	Н	L	X	ILLEGAL
power down	L	Н	L	Н	L	Χ	Χ	ILLEGAL
	L	Н	L	L	Χ	Χ	Χ	ILLEGAL
	L	L	Χ	Χ	Χ	Χ	Χ	NOP(Maintain Power down)
	Н	Н	Х	Χ	Χ	Χ	Χ	Refer to function true table
	Н	L	Н	Χ	Х	Х	Χ	Enter power down mode (Note 3)
	Н	L	L	Н	Н	Н	Х	Enter power down mode (Note 3)
	Н	L	L	Н	Н	L	Х	ILLEGAL
All Banks	Н	L	L	Н	L	Χ	X	ILLEGAL
ldle	Н	L	L	L	Н	Н	RA	Row active/Bank active
	Н	L	L	L	L	Н	Χ	Enter self-refresh ^(Note 3)
	Н	L	L	L	L	L	Op-Code	Mode register access
	Н	L	L	L	L	L	Op-Code	Special mode register access
	L	Х	Χ	Χ	Χ	Χ	Х	Refer to current state
Any State Other than Listed above	Н	Н	Х	Х	Х	Χ	Х	Refer to command truth table

Remark: H = High level, L = Low level, X = High or Low level (Don't care)

Notes 1: After CKE's low to high transition to exist self refresh mode. And a time of tRC(min) has to be Elapse after CKE's low to high transition to issue a new command.


*Notes 2:*CKE low to high transition is asynchronous as if restarts internal clock.

Notes 3: Power down and self refresh can be entered only from the idle state of all banks.

Initialization

The following sequence is required for power-up and initialization and is shown in below Figure:

- 1. Apply power and attempt to maintain CKE below 0.2 * VDDQ and ODT at a low state (all other inputs may be undefined). To guarantee ODT off, VREF must be valid and a low level must be applied to the ODTpin.
 - VDD,VDDL and VDDQ are driven from a single power converter output, AND VTT is limited to 0.95 V max, AND VREF tracks VDDQ/2
 - Apply VDD before or at the same time as VDDL; Apply VDDL before or at the same time as VDDQ;
 Apply VDDQ before or at the same time as VTT & VREF.
 at least one of these two sets of conditions must be met.
- 2. Start clock (CK, /CK) and maintain stable power and clock condition for a minimum of 200 µs.
- 3. Apply NOP or Deselect commands & take CKE high.
- 4. Wait minimum of 400ns, then issue a Precharge-all command.
- 5. Issue Reserved command EMRS(2) or EMRS(3).
- 6. Issue EMRS(1) command to enable DLL. (A0=0 and BA0=1 and BA1=0)
- 7. Issue MRS command (Mode Register Set) for "DLL reset". (A8=1 and BA0=BA1=0)
- 8. Issue Precharge-All command.
- 9. Issue 2 or more Auto-Refresh commands.
- 10. Issue a MRS command with low on A8 to initialize device operation. (without resetting the DLL)
- 11. At least 200 clocks after step 8, execute OCD Calibration (Off Chip Driver impedance adjustment). If OCD calibration is not used, EMRS OCD Default command (A9=A8=A7=1) followed by EMRS(1) OCD Calibration Mode Exit command (A9=A8=A7=0) must be issued with other parameters of EMRS(1).
- 12. The DDR2 SDRAM is now initialized and ready for normal operation.




Mode Register Definition

Mode Register Set

The mode register stores the data for controlling the various operating modes of DDR2 SDRAM which contains addressing mode, burst length, /CAS latency, WR (write recovery), test mode, DLL reset and various vendor's specific opinions. The defaults values of the register is not defined, so the mode register must be written after power up for proper DDR2 SDRAM operation. The mode register is written by asserting low on /CS, /RAS, /CAS, /WE and BA0/1. The state of the address pins A0-A12 in the same cycle as /CS, /RAS, /CAS, /WE and BA0,1 going low is written in the mode register. Two clock cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operating as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A0-A2, addressing mode uses A3, /CAS latency (read latency from column address) uses A4-A6. A7 is used for test mode. A8 is used for DDR reset. A9 ~ A11 are used for write recovery time (WR) ,A7 must be set to low for normal MRS operation. With address bit A12 two Power-Down modes can be selected, a "standard mode" and a "low-power" Power-Down mode.

Address input for Mode Register Set (MRS)



Write Recovery	A11	A10	A9
Reserved	0	0	0
2	0	0	1
3	0	1	0
4	0	1	1
5	1	0	0
6	1	0	1
Reserved	1	1	0
Reserved	1	1	1

CAS Latency	A6	A5	A4
Reserved	0	0	0
Reserved	0	0	1
Reserved	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
Reserved	1	1	0
Reserved	1	1	1

BA1	BA0	MRS Mode
0	0	Mode Register (MRS)
0	1	Extended Mode Register / EMRS(1)
1	0	EMRS(2) * Reserved
1	1	EMRS(3) * Reserved

Burst Type (A3)

Burst Length	A3	A2	A1	A0	Sequential Addressing	Interleave Addressing
	Х	Х	0	0	0123	0123
4	Х	Х	0	1	1230	1032
	Х	Х	1	0	2301	2301
	Х	Χ	1	1	3012	3210
	Х	0	0	0	01234567	01234567
	Χ	0	0	1	12345670	10325476
	Х	0	1	0	23456701	23016745
8	Х	0	1	1	34567012	32107654
0	Х	1	0	0	45670123	45670123
	Χ	1	0	1	56701234	54761032
	Х	1	1	0	67012345	67452301
	Х	1	1	1	70123456	76543210

^{*} Page length is a function of I/O organization and column addressing

Write Recovery

WR (Write Recovery) is for Writes with Auto-Precharge only and defines the time when the device starts pre-charge internally. WR must be programmed to match the minimum requirement for the analogue tWR timing.


Power-Down Mode

Active power-down (PD) mode is defined by bit A12. PD mode allows the user to determine the active power-down mode, which determines performance vs. power savings. PD mode bit A12 does not apply to precharge power-down mode. When bit A12 = 0, standard Active Power-down mode or 'fast-exit' active power-down mode is enabled. The tXARD parameter is used for 'fast-exit' active power-down exit timing. The DLL is expected to be enabled and running during this mode.

When bit M12 = 1, a lower power active power-down mode or 'slow-exit' active power-down mode is enabled. The tXARDS parameter is used for 'slow-exit' active power-down exit timing. The DLL can be enabled, but 'frozen' during active power-down mode since the exit-to-READ command timing is relaxed. The power difference expected between PD 'normal' and PD 'low-power' mode is defined in the IDD table.

Address input for Extended Mode Register Set (EMRS(1))

The EMRS (1) is written by asserting low on /CS, /RAS, /CAS, /WE,BA1 and high on BA0 (The DDR2 should be in all bank pre-charge with CKE already prior to writing into the extended mode register.) The extended mode register EMRS(1) stores the data for enabling or disabling the DLL, output driver strength, additive latency,OCD program, ODT, DQS and output buffers disable, RQDS and RDQS enable. The default value of the extended mode register EMRS(1) is not defined, therefore the extended mode register must be written after power-up for proper operation. The mode register set command cycle time (tMRD) must be satisfied to complete the write operation to the EMRS(1). Mode register contents can be changed using the same command and clock cycle requirements during normal operation when all banks are in pre-charge state.



BA1	BA0	MRS Mode					
0	0	Mode Register (MRS)					
0	1	Extended Mode Register / EMRS(1)					
1	0	EMRS(2) * Reserved					
1	1	EMRS(3) * Reserved					

Note 1: When adjust mode is issued, AL from previously set value must be applied. **Note 2:** After setting to default, OCD mode needs to be exited by setting A9 ~A7 to 000.

Refer to the chapter Off-Chip Driver (OCD)

Impedance Adjustment for detailed information.

Output Drive Strength

The output drive strength is defined by bit A1. Normal drive strength outputs are specified to be $SSTL_18$. Programming bit A1 = 0 selects normal (100 %) drive strength for all outputs.

Programming bit A1 = 1 will reduce all outputs to approximately 60 % of the SSTL_18 drive strength.

This option is intended for the support of the lighter load and/or point-to-point environments.

Single-ended and Differential Data Strobe Signals

EM	RS	5	Stobe Fund	tion Matri	signals	
A11 (RDQS Enable)	A10 (/DQS Enable)	RDQS DM	/RDQS	DQS	/DQS	
0 (Disable)	0 (Enable)	DM	Hi -Z	DQS	/DQS	differential DQS signals
0 (Disable)	1 (Disable)	DM	Hi -Z	DQS	Hi -Z	single-ended DQS signals
1 (Enable) only for X8	0 (Enable)	RDQS	/RDQS	DQS	/DQS	differential DQS signals (for X8)
1 (Enable) only for X8	1 (Disable)	RDQS	Hi -Z	DQS	Hi -Z	single-ended DQS signals (for X8)

Output Disable (Qoff)

Under normal operation, the DRAM outputs are enabled during Read operation for driving data (Qoff bit in the EMRS(1) is set to (0). When the Qoff bit is set to 1, the DRAM outputs will be disabled. Disabling the DRAM outputs allows users to measure IDD currents during Read operations, without including the output buffer current.

Address input for Extended Mode Register Set (EMRS(2))* Reserved

BA1	BA0	A12	A11	A10	A 9	A8	A7	A6	A 5	A4	A3	A2	A1	A0
1	0	0	0	0	0	0	SRF	0	0	0	0	0 PASR		
										_				
			High T	empera			esh Ra	ite Ena	ble <i>P</i>	7				
					Di	sable			()				
				Enal	ole** (8	5C Tca	se 95C	;)		1				
													\	
						ı	Partial A	Array S	elf Ref	resh	Α	12	A1	A0
								Full	array		(0	0	0
							Half Ar	ray (BA	A[1:0]=	00&01)	(0	0	1
							Quarte	er Array	/ (BA[1	:0]=00)	(0	1	0
								Not d	efined		(0	1	1
								3 / 4	array		,	1	0	0
							Half ar	ray (BA	A[1:0]=	10&11)		1	0	1
							Quarte	er array	/ (BA[1	:0]=11)		1	1	0
	Not defined									1	1	1		
												1		

BA1	BA0	MRS Mode
0	0	Mode Register (MRS)
0	1	Extended Mode Register / EMRS(1)
1	0	EMRS(2) * Reserved
1	1	EMRS(3) * Reserved

Address input for Extended Mode Register Set (EMRS(3))* Reserved

BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0	
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	


On-Die Termination (ODT)

ODT (On-Die Termination) is a new feature on DDR2 components that allows a DRAM to turn on/off termination resistance for each UDQ, LDQ, UDQS, UDQS, LDQS, UDM and LDM signal via the ODT control pin for x16 configuration, where UDQS and LDQS are terminated only when enabled in the EMRS(1) by address bit A10 = 0.

The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices.

The ODT function can be used for all active and standby modes. ODT is turned off and not supported in Self-Refresh mode.


ODT Function



Switch sw1 or sw2 is enabled by the ODT pin. Selection between sw1 or sw2 is determined by "Rtt (nominal)" in EMRS(1) address bits A6 & A2. Target Rtt = 0.5 * Rval1 or 0.5 * Rval2. The ODT pin will be ignored if the EMRS(1) is programmed to disable ODT.

Off-Chip Driver (OCD) Impedance Adjustment

DR2 SDRAM supports driver calibration feature and the flow chart below is an example of the sequence. Every calibration mode command should be followed by "OCD calibration mode exit" before any other command being issued. MRS should be set before entering OCD impedance adjustment and ODT (On Die Termination) should be carefully controlled depending on system environment.



OCD impedance adjust

To adjust output driver impedance, controllers must issue the ADJUST EMRS(1) command along with a 4 bit burst code to DDR2 SDRAM as in the following table. For this operation, Burst Length has to be set to BL = 4 via MRS command before activating OCD and controllers must drive the burst code to all DQs at the same time. DT0 is the table means all DQ bits at bit time 0, DT1 at bit time 1, and so forth. The driver output impedance is adjusted for all DDR2 SDRAM DQs simultaneously and after OCD calibration, all DQs of a given DDR2 SDRAM will be adjusted to the same driver strength setting. The maximum step count for adjustment can be up to 16 and when the limit is reached, further increment or decrement code has no effect. The default setting may be any step within the maximum step count range. When Adjust mode command is issued, AL from previously set value must be applied.

Off-Chip-Driver Adjust Program

4 bit k	ourst code	inputs to a	all DQs	Operation			
D _{T0}	D _{T1}	D _{T2}	D _{T3}	Pull-up driver strength	Pull-down driver strength		
0	0	0	0	NOP (no operation)	NOP (no operation)		
0	0	0	1	Increase by 1 step	NOP		
0	0	1	0	Decrease by 1 step	NOP		
0	1	0	0	NOP	Increase by 1 step		
1	0	0	0	NOP	Decrease by 1 step		
0	1	0	1	Increase by 1 step	Increase by 1 step		
0	1	1	0	Decrease by 1 step	Increase by 1 step		
1	0	0	1	Increase by 1 step	Decrease by 1 step		
1	0	1	0	Decrease by 1 step	Decrease by 1 step		
	Other Co	mbinations	3	Reserved	Reserved		

Package Description

(BGA-84 balls Package)

