

25-35GHz Single Side Band Mixer Self biased

Preliminary


GaAs Monolithic Microwave IC

Description

The CHR2294 is a multifunction chip (MFC) which integrates a self biased LO buffer amplifier and a sub-harmonically balanced diodes mixer for 2LO suppression and image rejection. It is usable for both up-conversion and down-conversion. It is designed for a wide range of applications, typically commercial communication systems for broadband local access. The backside of the chip is both RF and DC grounded. This helps to simplify the assembly process.


The circuit is manufactured with a PM-HEMT process, 0.25µm gate length, via holes through the substrate, air bridges and electron beam gate lithography.

It is available in chip form.



Main Features

- Broadband performances : 25-35GHz
- 11dB conversion Loss
- 15dBc image rejection
- +9dBm LO input power
- +2.5dBm input power (1dB gain comp.)
- Low DC power consumption, 55mA @4V
- Chip size : 2.06 x 1.25 x 0.10 mm



Main Characteristics

Tamb. = 25°C

	Parameter	Min	Typ	Max	Unit
F _{RF}	RF frequency range	25		35	GHz
F _{LO}	LO frequency range	11		19	GHz
F _{IF}	IF frequency range	DC		3	GHz
L _c	Conversion Loss		11		dB

ESD Protection : Electrostatic discharge sensitive device. Observe handling precautions !

Electrical Characteristics for Broadband Operation

Tamb = +25°C

Preliminary

Symbol	Parameter	Min	Typ	Max	Unit
F _{RF}	RF frequency range	25		35	GHz
F _{LO}	LO frequency range	11		19	GHz
F _{IF}	IF frequency range	DC		3	GHz
L _c	Conversion Loss		11		dB
P _{LO}	LO Input power		+9		dBm
2xLO Leak	2xLO Leakage (for P _{LO} =+5dBm)		-35		dBm
Img Rej	Image Rejection (1)		15		dBc
P1dB	Input power at 1dB gain compression		+2.5		dBm
LO Match	LO VSWR		2.0:1		
RF Match	RF VSWR		2.0:1		
IF Match	IF VSWR		2.0:1		
V _d	Drain bias voltage		4		V
I _d	Bias current		55		mA

(1) With external quadrature hybrid coupler (reference on request). The minimal value depends on the quality of the external quadrature combiner.

A bonding wire of typically 0.1 to 0.15 nH will improve the accesses matching.

Absolute Maximum Ratings

Tamb. = 25°C (1)

Symbol	Parameter	Values	Unit
V _d	Drain bias voltage	4.25	V
I _d	Drain bias current	75	mA
T _j	Junction temperature	175	°C
T _a	Operating temperature range (chip backside)	-40 to +85	°C
T _{stg}	Storage temperature range	-55 to +125	°C

(1) Operation of this device above anyone of these parameters may cause permanent damage.

Typical On-wafer Measurements


Bias Conditions :

Vd= 4 V, Id= 55mA


Preliminary

Conversion gain, Image suppression & LO rejection with a 90° IQ combiner

UP Conversion- Supradyne mode- IF =1.2GHz




UP Conversion- Infradyne mode- IF =1.2GHz



Preliminary


UP Conversion- Supradyne mode- IF =1.2GHz
Gain compression versus IF input power



Chip Assembly and Mechanical Data


Preliminary

Bonding pad positions



UNITS : μm
 Tol : $\pm 35\mu\text{m}$

(Chip thickness: 100 μm)



Note : Supply feed should be capacitively bypassed. 25 μm diameter gold wire is recommended

Ordering Information

Chip form : CHR2294-99F/00

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.** Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**