MAX1644EAE Rev. A

**RELIABILITY REPORT** 

FOR

# MAX1644EAE

PLASTIC ENCAPSULATED DEVICES

February 11, 2002

# MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

20

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Cull

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX1644 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### Table of Contents

I. .....Device Description II. .....Manufacturing Information III. .....Packaging Information IV. .....Die Information V. .....Quality Assurance Information VI. .....Reliability Evaluation

.....Attachments

#### I. Device Description

A. General

The MAX1644 constant-off-time, PWM step-down DC-DC converter is ideal for use in applications such as PC cards, CPU daughter cards, and desktop computer bus-termination boards. The device features internal synchronous rectification for high efficiency and reduced component count. It requires no external Schottky diode. The internal  $0.10\Omega$  PMOS power switch and  $0.10\Omega$  NMOS synchronous-rectifier switch easily deliver continuous load currents up to 2A. The MAX1644 produces a preset +3.3V or +2.5V output voltage or an adjustable output from +1.1V to V<sub>IN</sub>. It achieves efficiencies as high as 95%.

The MAX1644 uses a unique current-mode, constant-off-time, PWM control scheme, which includes an Idle Mode<sup>a</sup> to maintain high efficiency during light-load operation. The programmable constant-off-time architecture sets switching frequencies up to 350kHz, allowing the user to optimize performance trade-offs between efficiency, output switching noise, component size, and cost. The device also features an adjustable soft-start to limit surge currents during start-up, a 100% duty cycle mode for low-dropout operation, and a low-power shutdown mode that disconnects the input from the output and reduces supply current below 1µA. The MAX1644 is available in a 16-pin SSOP package.

#### B. Absolute Maximum Ratings

ltem	Rating
Vcc, IN to GND	-0.3V to +6V
IN to VCC	+/-0.3V
PGND to GND	+/-0.3V
LX to PGND	-0.3V to (VIN + 0.3V)
All other Pins to GND	-0.3V to (VCC + 0.3V)
Continuous LX Output Current	2.5A
REF Short Circuit to GND Duration	Continuous
Storage Temp.	-65°C to +150°C
Lead Temp. (10 sec.)	+300°C
Continuous Power Dissipation (TA = +70°C)	
16-Pin SSOP	1.2W
Derates above +70°C (part mounted on 1 in <sup>2</sup> of 1 oz. Copper)	
16-Pin SSOP	16.7mW/°C

## II. Manufacturing Information

A. Description: 2A, Low-Voltage, Step-Down Regulator w/ Synchronous Rectification & Internal Switches

B. Process:	S12 (Standard 1.2 micron silicon gate CMOS)
C. Number of Device Transistors:	1840
D. Fabrication Location:	Oregon or California, USA
E. Assembly Location:	Philippines
F. Date of Initial Production:	June, 1999

#### **III.** Packaging Information

A	. Package Type:	16-Lead SSOP
В	. Lead Frame:	Copper
С	. Lead Finish:	Solder Plate
D	. Die Attach:	Silver-filled Epoxy
Е	. Bondwire:	Gold (2.0 mil dia.)
F.	. Mold Material:	Epoxy with silica filler
G	. Assembly Diagram:	Buildsheet # 05-1101-0105
Н	. Flammability Rating:	Class UL94-V0
I.	Classification of Moisture Sensitivity per JEDEC standard JESD22-A112:	Level 1

## **IV. Die Information**

A. Dimensions:	121 x 132 mils
B. Passivation:	$Si_3N_4/SiO_2$ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Si (Si = 1%)
D. Backside Metallization:	None
E. Minimum Metal Width:	1.2 microns (as drawn)
F. Minimum Metal Spacing:	1.2 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO <sub>2</sub>
I. Die Separation Method:	Wafer Saw

#### V. Quality Assurance Information

Α.	Quality Assurance Contacts:	Jim Pedicord (Reliability Lab Manager)
		Bryan Preeshl (Executive Director of QA)
		Kenneth Huening (Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
   0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

#### VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{192 \text{ x } 4389 \text{ x } 239 \text{ x } 2} (\text{Chi square value for MTTF upper limit})$$

$$L$$

$$Temperature Acceleration factor assuming an activation energy of 0.8eV$$

$$\lambda = 4.54 \text{ x } 10^{-9}$$

$$\lambda = 4.54 \text{ F.I.T.} (60\% \text{ confidence level @ 25°C})$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The attached Burn-In Schematic (Spec. # 06-5250) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR**-

## 1M).

### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

## C. E.S.D. and Latch-Up Testing

The PX05 die type has been found to have all pins able to withstand a transient pulse of  $\pm 1500$ V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250$ mA and/or  $\pm 20$ V.

# Table 1 Reliability Evaluation Test Results

# MAX1644EAE

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Tes	. ,			
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality	239	0
Moisture Testi	ng (Note 2)			
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	340	1
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical St	ress (Note 2)			
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters	77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots for the Small Outline package.

Note 2: Generic Package/Process data

## Attachment #1

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> <u>3/</u>	All $V_{PS1}$ pins
2.	All input and output pins	All other input-output pins

TABLE II. Pin combination to be tested. 1/2/

- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$  No connects are not to be tested.
- $\overline{3/}$  Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND, + $V_{S}$ , - $V_{S}$ ,  $V_{REF}$ , etc).

- 3.4 <u>Pin combinations to be tested.</u>
  - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
  - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V<sub>SS1</sub>, or V<sub>SS2</sub> or V<sub>SS3</sub> or V<sub>CC1</sub>, or V<sub>CC2</sub>) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
  - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





