

### FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- Bidirectional signal flow
- Flow-through pinout
- Zero propagation delay, zero ground bounce
- 16 banks of 2:1 Mux/Demux
- Port select synchronous to the clock
- Clock enable and asynchronous enable
- Undershoot clamp diodes on all switch and control inputs
- Asynchronous SEL option
- Break-before-make feature
- Bus-hold eliminates floating bus lines and reduces static power consumption
- Available in 80-pin Millipaq package

### DESCRIPTION:

The QS34XS257 is a high-speed CMOS quad 32:16 multiplexer/demultiplexer. It is organized as four independent quad 2:1 mux/demux blocks. Port selection and connection, controlled by SEL signals, can be either asynchronous or synchronous. In the synchronous mode, the A or B port to Y port connection is updated on the rising edge of the input clock CLK. Once the port-to-port connection is made, data flow can be bidirectional with a typical 250ps propagation delay through the switch. Clock Enable, overriding Asynchronous Enable, and Asynchronous Select controls provide additional design flexibility.


Synchronous controls ease timing constraints in many high speed data mux/demux applications, such as bank interleaving. The QS34XS257 is available in the space-saving, 80-pin dual-in-line Millipaq package.

The QS34XS257 is characterized for operation at -40°C to +85°C.

### APPLICATIONS:

- Memory interleaving

### FUNCTIONAL BLOCK DIAGRAM



#### NOTE:

1. One of four blocks shown.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

JUNE 2006

## PIN CONFIGURATION

NC	1	80	Vcc
A <sub>00</sub>	2	79	$\overline{OE}_0$
A <sub>01</sub>	3	78	SEL <sub>0</sub>
A <sub>02</sub>	4	77	$Y_{00}$
A <sub>03</sub>	5	76	$Y_{01}$
B <sub>00</sub>	6	75	$Y_{02}$
B <sub>01</sub>	7	74	$Y_{03}$
B <sub>02</sub>	8	73	CLKEN <sub>0</sub>
B <sub>03</sub>	9	72	CLK <sub>0</sub>
GND	10	71	SYNC <sub>0</sub>
NC	11	70	Vcc
A <sub>10</sub>	12	69	$\overline{OE}_1$
A <sub>11</sub>	13	68	SEL <sub>1</sub>
A <sub>12</sub>	14	67	$Y_{10}$
A <sub>13</sub>	15	66	$Y_{11}$
B <sub>10</sub>	16	65	$Y_{12}$
B <sub>11</sub>	17	64	$Y_{13}$
B <sub>12</sub>	18	63	CLKEN <sub>1</sub>
B <sub>13</sub>	19	62	CLK <sub>1</sub>
GND	20	61	SYNC <sub>1</sub>
NC	21	60	Vcc
A <sub>20</sub>	22	59	$\overline{OE}_2$
A <sub>21</sub>	23	58	SEL <sub>2</sub>
A <sub>22</sub>	24	57	$Y_{20}$
A <sub>23</sub>	25	56	$Y_{21}$
B <sub>20</sub>	26	55	$Y_{22}$
B <sub>21</sub>	27	54	$Y_{23}$
B <sub>22</sub>	28	53	CLKEN <sub>2</sub>
B <sub>23</sub>	29	52	CLK <sub>2</sub>
GND	30	51	SYNC <sub>2</sub>
NC	31	50	Vcc
A <sub>30</sub>	32	49	$\overline{OE}_3$
A <sub>31</sub>	33	48	SEL <sub>3</sub>
A <sub>32</sub>	34	47	$Y_{30}$
A <sub>33</sub>	35	46	$Y_{31}$
B <sub>30</sub>	36	45	$Y_{32}$
B <sub>31</sub>	37	44	$Y_{33}$
B <sub>32</sub>	38	43	CLKEN <sub>3</sub>
B <sub>33</sub>	39	42	CLK <sub>3</sub>
GND	40	41	SYNC <sub>3</sub>

MILLIPAQ (Q3)  
TOP VIEWABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Supply Voltage to Ground	-0.5 to +7	V
VTERM <sup>(3)</sup>	DC Switch Voltage Vs	-0.5 to +7	V
VTERM <sup>(3)</sup>	DC Input Voltage V <sub>IN</sub>	-0.5 to +7	V
V <sub>AC</sub>	AC Input Voltage (pulse width $\leq$ 20ns)	-3	V
I <sub>OUT</sub>	DC Output Current	120	mA
P <sub>MAX</sub>	Maximum Power Dissipation (T <sub>A</sub> = 85°C)	1.16	W
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V<sub>CC</sub> terminals.
3. All terminals except V<sub>CC</sub>.

## CAPACITANCE

(T<sub>A</sub> = +25°C, f = 1.0MHz, V<sub>IN</sub> = 0V, V<sub>OUT</sub> = 0V)

Pins	Typ.	Max. <sup>(1)</sup>	Unit
Control Pins	4	5	pF
Quickswitch Channels (Switch OFF)	Demux	5	pF
	Mux	7	

## NOTE:

1. This parameter is measured at characterization but not tested.

## PIN DESCRIPTION

Pin Names	I/O	Description
A <sub>00</sub> - A <sub>03</sub>	I/O	Demux Port A
B <sub>00</sub> - B <sub>03</sub>	I/O	Demux Port B
Y <sub>00</sub> - Y <sub>03</sub>	I/O	Mux Port Y
SEL <sub>n</sub>	I	Select Input
CLK <sub>n</sub>	I	Clock
$\overline{CLKEN}_n$	I	Clock Enable
$\overline{OE}_n$	I	Output Enable
$\overline{SYNC}_n$	I	Synchronous Selection Enable

FUNCTION TABLE<sup>(1)</sup>

Control Inputs					Port Status				Function
SYNC	$\overline{OEn}$	CLKn	CLKENn	SELn	Yn0	Yn1	Yn2	Yn3	
L	L	↑	L	L	An0	An1	An2	An3	Select Port A
L	L	↑	L	H	Bn0	Bn1	Bn2	Bn3	Select Port B
L	H	↑	L	X	No change in Mux connection				Switch OFF <sup>(2)</sup>
L	L	↑	H	X	No change in Mux connection				Hold Previous Mux connection <sup>(3)</sup> (Switch ON)
L	H	↑	H	X	No change in Mux connection				Switch OFF <sup>(4)</sup>
H	L	X	X	L	An0	An1	An2	An3	Select Port A
H	L	X	X	H	Bn0	Bn1	Bn2	Bn3	Select Port B
H	H	X	X	X	No change in Mux connection				Hold Previous Data (Switch OFF)

## NOTES:

1. H = HIGH Voltage Level

L = LOW Voltage Level


X = Don't Care

↑ = LOW-to-HIGH Transition

2. Mux switches are turned off. The port connection can be changed by the SEL input.

3. The contents of the "Mux select register" are unchanged and the previous Mux connection is unchanged. The output (Mux port) data state will depend on the present data state of the input (Demux port).

4. The contents of the "Mux select register" are unchanged.

CONTROL LOGIC<sup>(1)</sup>

## NOTE:

- One of four blocks.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:


Industrial: TA = -40°C to +85°C, VCC = 5.0V ±10%

Symbol	Parameter	Test Conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic HIGH for Control Pins	2	—	—	V
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic LOW for Control Pins	—	—	0.8	V
I <sub>IN</sub>	Input Leakage Current (Control Inputs)	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	—	0.1	±1	µA
R <sub>ON</sub>	Switch ON Resistance <sup>(2,3)</sup>	V <sub>CC</sub> = Min., V <sub>IN</sub> = 0V, I <sub>ON</sub> = 30mA	—	7	9	Ω
		V <sub>CC</sub> = Min., V <sub>IN</sub> = 2.4V, I <sub>ON</sub> = 15mA	—	10	13	

### NOTES:

1. Typical values are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C.
2. Max value of R<sub>ON</sub> is guaranteed but not production tested.
3. Measured by voltage drop between A/B and Y pin at indicated current through the switch.

## TYPICAL ON RESISTANCE vs V<sub>IN</sub> AT V<sub>CC</sub> = 5V



## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Max.	Unit
I <sub>CCQ</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max., V <sub>CTRL</sub> = GND or V <sub>CC</sub> , f = 0	12	mA
ΔI <sub>CC</sub>	Power Supply Current per Control Input HIGH <sup>(2)</sup>	V <sub>CC</sub> = Max., V <sub>IN</sub> = 3.4V, f = 0	1.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current per MHz <sup>(3)</sup>	V <sub>CC</sub> = Max., A/B and Y pins open Control Inputs Toggling at 50% Duty Cycle	0.25	mA/MHz

### NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per TTL driven input (V<sub>IN</sub> = 3.4V, control inputs only). A/B and Y pins do not contribute to ΔI<sub>CC</sub>.
3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A/B and Y inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

T<sub>A</sub> = -40°C to +85°C, V<sub>CC</sub> = 5.0V ± 10%;


C<sub>LOAD</sub> = 50pF, R<sub>LOAD</sub> = 500Ω unless otherwise noted.

Symbol	Parameter	Min. <sup>(1)</sup>	Typ.	Max.	Unit
t <sub>PLH</sub>	Data Propagation Delay <sup>(2,3)</sup> A/B to Y, Y to A/B	—	0.25	—	ns
t <sub>SEC</sub>	Clock Enable to Clock Setup Time	3	—	—	ns
t <sub>HEC</sub>	Clock Enable to Clock Hold Time	0	—	—	ns
t <sub>CSO</sub>	Clock to A, B Switch Turn-On Delay	0.5	—	7	ns
t <sub>ASO</sub>	Asynchronous Select to A, B Switch Turn-On Delay	0.5	—	7	ns
t <sub>W</sub>	Clock Pulse Width HIGH	3	—	—	ns
t <sub>SCS</sub>	Clock to SEL Setup Time	3	—	—	ns
t <sub>HCS</sub>	Clock to SEL Hold Time	0	—	—	ns
t <sub>PZL</sub> t <sub>PHZ</sub>	Asynchronous Enable to Switch Turn-On Delay	1.5	—	5.2	ns
t <sub>PZL</sub> t <sub>PHZ</sub>	Asynchronous Enable to Switch Turn-Off Delay <sup>(2)</sup>	1.5	—	4.8	ns


### NOTES:

1. Minimums are guaranteed but not production tested.
2. This parameter is guaranteed but not production tested.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for C<sub>L</sub> = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.


## TIMING WAVEFORMS - SYNCHRONOUS MODE, DEMUX FUNCTION



## TIMING WAVEFORMS - SYNCHRONOUS MODE, MUX FUNCTION



## TIMING WAVEFORMS - ASYNCHRONOUS MODE, MUX FUNCTION



## ORDERING INFORMATION

IDTQS	XXXXX	XX	X	
Device Type		Package	Process	
			Blank	Industrial (-40°C to +85°C)
			Q3 Q3G	150 mil Millipaq 150 mil Millipaq - Green
		34XS257		High Speed CMOS SynchroSwitch 32:16 Mux/Demux



## CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road  
San Jose, CA 95138

## for SALES:

800-345-7015 or 408-284-8200  
fax: 408-284-2775  
[www.idt.com](http://www.idt.com)

## for Tech Support:

[logichelp@idt.com](mailto:logichelp@idt.com)