

1K X24C01 128 x 8 Bit

# Serial E<sup>2</sup>PROM

## **FEATURES**

- •2.7V to 5.5V Power Supply
- Low Power CMOS
  - -Active Current Less Than 1 mA
- —Standby Current Less Than 50 µA
- •Internally Organized 128 x 8
- •2 Wire Serial Interface
  - -Bidirectional Data Transfer Protocol
- •Four Byte Page Write Mode
- •Self Timed Write Cycle
  - —Typical Write Cycle Time of 5 ms
- High Reliability
  - —Endurance: 100,000 Cycles
- —Data Retention: 100 Years
- •8-Pin Mini-DIP, 8-PIN MSOP, and 8-PIN SOIC


**Packages** 

# **DESCRIPTION**

The X24C01 is a CMOS 1024 bit serial E<sup>2</sup>PROM, internally organized as 128 x 8. The X24C01 features a serial interface and software protocol allowing operation on a simple two wire bus.

Xicor E<sup>2</sup>PROMs are designed and tested for applications requiring extended endurance. Inherent data retention is greater than 100 years.

#### **FUNCTIONAL DIAGRAM**



3837 FHD F01

## **PIN DESCRIPTIONS**

## Serial Clock (SCL)

The SCL input is used to clock all data into and out of the device.

## Serial Data (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs.

An open drain output requires the use of a pull-up resistor. For selecting typical values, refer to the Guide-lines for Calculating Typical Values of Bus Pull-Up Resistors graph.

## **PIN NAMES**

Symbol	Description
NC	No Connect
$V_{SS}$	Ground
$V_{CC}$	Supply Voltage
SDA	Serial Data
SCL	Serial Clock


3837 PGM T01

## **A.C. CONDITIONS OF TEST**


Input Pulse Levels	V <sub>CC</sub> x 0.1 to V <sub>CC</sub> x 0.9
Input Rise and Fall Times	10 ns
Input and Output Timing Levels	V <sub>CC</sub> x 0.5

3837 PGM T02

# PIN CONFIGURATION



## **EQUIVALENT A.C. LOAD CIRCUIT**



## **DEVICE OPERATION**

The X24C01 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X24C01 will be considered a slave in all applications.


#### **Clock and Data Conventions**

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. Refer to Figures 1 and 2.

#### **Start Condition**

All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The X24C01 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

Figure 1. Data Validity



#### **Stop Condition**

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used by the X24C01 to place the device in the standby power mode after a read sequence. A stop condition can only be issued after the transmitting device has released the bus.

## Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. Refer to Figure 3.

The X24C01 will respond with an acknowledge after recognition of a start condition, a seven bit word address and a R/W-bit. If a write operation has been selected, the X24C01 will respond with an acknowledge after each byte of data is received.

In the read mode the X24C01 will transmit eight bits of data release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the X24C01 will continue to transmit data. If an acknowledge is not detected, the X24C01 will terminate further data transmissions. The master must then issue a stop condition to return the X24C01 to the standby power mode and place the device into a known state.

Figure 2. Definition of Start and Stop





Figure 3. Acknowledge Response From Receiver



#### WRITE OPERATIONS

#### **Byte Write**

To initiate a write operation, the master sends a start condition followed by a seven bit word address and a write bit. The X24C01 responds with an acknowledge, then waits for eight bits of data and then responds with an

acknowledge. The master then terminates the transfer by generating a stop condition, at which time the X24C01

begins the internal write cycle to the nonvolatile memory. While the internal write cycle is in progress, the X24C01

inputs are disabled, and the device will not respond to any requests from the master. Refer to Figure 4 for the address, acknowledge and data transfer sequence.

#### **Page Write**

The most significant five bits of the word address define

the page address. The X24C01 is capable of a four byte page write operation. It is initiated in the same manner as the byte write operation, but instead of terminating the transfer of data after the first data byte, the master can transmit up to three more bytes. After the receipt of each data byte, the X24C01 will respond with an acknowledge.

After the receipt of each data byte, the two low order address bits are internally incremented by one. The high order five bits of the address remain constant. If the master should transmit more than four data bytes prior to generating the stop condition, the address counter will "roll over" and the previously transmitted data will be overwritten. As with the byte write operation, all inputs are disabled until completion of the internal write cycle.

Refer to Figure 5 for the address, acknowledge and data transfer sequence.

Figure 4. Byte Write





Figure 5. Page Write



# Acknowledge Polling The disabling of the inputs can be used to take advantage

of the typical 5 ms write cycle time. Once the stop condition is issued to indicate the end of the host's write operation the X24C01 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the word address for a **write operation**. If the X24C01 is still busy with the write operation no ACK will be returned. If the X24C01

has completed the write operation an ACK will be returned and the controller can then proceed with the next read or write operation.

#### **READ OPERATIONS**

Read operations are initiated in the same manner as write operations with exception that the R/W bit of the word address is set to a one. There are two basic read operations: byte read and sequential read.

It should be noted that the ninth clock cycle of the read operation is not a "don't care." To terminate a read operation, the master must either issue a stop condition during the ninth cycle or hold SDA HIGH during the ninth clock cycle and then issue a stop condition.

#### **Byte Read**

To initiate a read operation, the master sends a start condition followed by a seven bit word address and a read bit. The X24C01 responds with an acknowledge and then transmits the eight bits of data. The read operation is terminated by the master; by not responding with an acknowledge and by issuing a stop condition. Refer to Figure 7 for the start, word address, read bit, acknowledge and data transfer sequence.

Figure 6. ACK Polling Sequence





Figure 7. Byte Read



#### Sequential Read

Sequential read is initiated in the same manner as the byte read. The first data byte is transmitted as with the byte read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The X24C01 continues to output data for each acknowledge received. The read operation is terminated by the master; by not responding with an acknowledge and by issuing a stop condition.

The data output is sequential, with the data from address n followed by the data from n+1. The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 127) the counter "rolls over" to zero and the X24C01 continues to output data for each acknowledge received. Refer to Figure 8 for the address, acknowledge and data transfer sequence.

Figure 8. Sequential Read





Figure 9. Typical System Configuration



## **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	65°C to +135°C
Storage Temperature	65°C to +150°C
Voltage on any Pin with	
Respect to V <sub>SS</sub>	1.0V to +7.0V
D.C. Output Current	5 mA
Lead Temperature (Soldering	3.
10 Seconds)	300°C

## RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.	
Commercial	0°C	70°C	
Industrial	–40°C	+85°C	
Military	–55°C	+125°C	

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and the functional operation of the device at these or any other conditions above those

indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Supply Voltage	Limits
X24C01	4.5V to 5.5V
X24C01-3.5	3.5V to 5.5V
X24C01-3	3.0V to 5.5V
X24C01-2.7	2.7V to 5.5V

# D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions, unless otherwise specified)

		Limits					
Symbol	Parameter	Min. Max.		Units	Test Conditions		
I <sub>CC</sub> <sup>(1)</sup>	V <sub>CC</sub> Supply Current (Read)		1	mA	$SCL = V_{CC} \times 0.1/V_{CC} \times 0.9$ Levels		
I <sub>CC</sub> <sup>(2)</sup>	V <sub>CC</sub> Supply Current (Write)		2		@ 100 KHz, SDA = Open		
I <sub>SB1</sub> <sup>(1)</sup>	V <sub>CC</sub> Standby Current		100	∝A	SCL = SDA = V <sub>CC</sub> ,		
					$V_{CC} = 5V \pm 10\%$		
I <sub>SB2</sub> <sup>(1)</sup>	V <sub>CC</sub> Standby Current		50	∝A	$SCL = SDA = V_{CC}, V_{CC} = 2.7V$		
I <sub>LI</sub>	Input Leakage Current		10	∝A	$V_{IN} = GND$ to $V_{CC}$		
I <sub>LO</sub>	Output Leakage Current		10	∝A	$V_{OUT} = GND$ to $V_{CC}$		
<b>V</b> <sub>IL</sub> (2)	Input Low Voltage	-1.0	V <sub>CC</sub> x 0.3	V			
V <sub>IH</sub> (2)	Input High Voltage	$V_{CC} \times 0.7 V$	CC + 0.5	٧			
$V_{OL}$	Output Low Voltage		0.4	V	$I_{OL} = 2.1 \text{ mA}$		

3837 PGM T03

## **CAPACITANCE** $T_A = 25^{\circ}C$ , f = 1.0 MHz, $V_{CC} = 5V$

Symbol Parameter		Max.	Units	Test Conditions
$C_{I/O}^{(3)}$	Input/Output Capacitance (SDA)	8	рF	$V_{I/O} = 0V$
C <sub>IN</sub> (3)	Input Capacitance (SCL)	6	pF	$V_{IN} = 0V$

3837 PGM T05

Notes: (1) Must perform a stop command prior to measurement.

- (2) V<sub>IL</sub> min. and V<sub>IH</sub> max. are for reference only and are not tested.
- (3) This parameter is periodically sampled and not 100% tested.

# A.C. CHARACTERISTICS (Over recommended operating conditions, unless otherwise specified)

# **Read & Write Cycle Limits**

Symbol	Parameter	Min.	Max.	Units
f <sub>SCL</sub>	SCL Clock Frequency	0	100	KHz
T <sub>I</sub>	Noise Suppression Time Constant at SCL, SDA Inputs		100	ns
t <sub>AA</sub>	SCL Low to SDA Data Out Valid	0.3	3.5	∝s
t <sub>BUF</sub>	Time the Bus Must Be Free Before a New Transmission Can Start	4.7		∝s
t <sub>HD:STA</sub>	Start Condition Hold Time	4.0		≪S
t <sub>LOW</sub>	Clock Low Period	4.7		∝s
tHIGH	Clock High Period	4.0		∝s
tsu:sta	Start Condition Setup Time	4.7		∝s
t <sub>HD:DAT</sub>	Data In Hold Time	0		∝s
tsu:dat	Data In Setup Time	250		ns
t <sub>R</sub>	SDA and SCL Rise Time		1	∝s
t <sub>F</sub>	SDA and SCL Fall Time		300	ns
tsu:sto	Stop Condition Setup Time	4.7		∝s
t <sub>DH</sub>	Data Out Hold Time	300		ns


3837 PGM T06

## **POWER-UP TIMING**

Symbol	Symbol Parameter		Units
t <sub>PUR</sub> <sup>(4)</sup>	Power-up to Read Operation	1	ms
t <sub>PUW</sub> <sup>(4)</sup> Power-up to Write Operation		5	ms

3837 PGM T07

# **Bus Timing**



Note: (4)  $t_{PUR}$  and  $t_{PUW}$  are the delays required from the time  $V_{CC}$  is stable until the specified operation can be initiated. These parameters are periodically sampled and not 100% tested.

## WRITE CYCLE LIMITS


Symbol	Parameter	Min.	Typ. <sup>(5)</sup>	Max.	Units
t <sub>WB</sub> (6)	Write Cycle Time		5	. 10	ms

3837 PGM T08

The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the X24C01

bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its word address.


## **Write Cycle Timing**




**Notes:** (5) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage (5V).

(6) t<sub>WR</sub> is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation.

# **Guidelines for Calculating Typical Values of Bus Pull-Up Resistors**





## SYMBOL TABLE




## **PACKAGING INFORMATION**

## 8-LEAD PLASTIC IN-LINE PACKAGE TYPE P









NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

# **PACKAGING INFORMATION**

## 8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S







NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESIS IN MILLIMETERS)

3926 FHD F22

# **PACKAGING INFORMATION**

## 8-LEAD MINIATURE SMALL OUTLINE GULL WING PACKAGE TYPE M






NOTE:
1. ALL DIMENSIONS IN INCHES AND (MILLIMETERS)

3003 ILL 01

#### ORDERING INFORMATION



#### LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

#### U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.