RENESAS HAF1004(L), HAF1004(S)

Silicon P Channel MOS FET Series Power Switching

REJ03G0028-0500Z (Previous ADE-208-629B (Z)) Rev.5.00 2003.04.29


Description

This FET has the over temperature shut-down capability sensing to the junction temperature. This FET has the built-in over temperature shut-down circuit in the gate area. And this circuit operation to shut-down the gate voltage in case of high junction temperature like applying over power consumption, over current etc..

Features

- Logic level operation to (-4 to -6 V Gate drive)
- High endurance capability against to the shut-down circuit
- Built-in the over temperature shut-down circuit
- Latch type shut down operation (need 0 voltage recovery)

Outline



Absolute Maximum Ratings

(Ta = 25°C)

Item	Symbol	Ratings	Unit
Drain to source voltage	V _{DSS}	-60	V
Gate to source voltage	V _{GSS}	–16	V
Gate to source voltage	V _{GSS}	2.5	V
Drain current	I _D	-5	А
Drain peak current	I _{D (pulse)} Note1	-10	А
Body-drain diode reverse drain current	I _{DR}	-5	А
Cannel dissipation	Pch Note2	20	W
Cannel temperature	Tch	150	°C
Storage temperature	Tstg	–55 to +150	°C

Notes: 1. $PW \le 0\mu s$, duty cycle $\le 1\%$

2. Value at Ta = 25°C

Typical Operation Characteristics

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input voltage	V _{IH}	-3.5	_	_	V	
	V _{IL}	_	_	-1.2	V	
Input current (Gate non shut down)	I _{IH1}		_	-100	μA	Vi = -8 V, V _{DS} = 0
	I _{IH2}	_	_	-50	μΑ	Vi = -3.5 V, V _{DS} = 0
	IIL	_	_	–1	μΑ	Vi = -1.2 V, V _{DS} = 0
Input current (Gate shut down)	I _{IH(sd)1}	_	-0.8		mA	Vi = -8 V, V _{DS} = 0
	I _{IH(sd)2}	—	-0.35	_	mA	Vi = -3.5 V, V _{DS} = 0
Shut down temperature	Tsd	_	175	_	°C	Cannel temperature
Gate operation voltage	Vop	-3.5	_	–12	V	

Electrical Characteristics


 $(Ta = 25^{\circ}C)$


Item	Symbol	Vin	Тур	Max	Unit	Test Conditions	
Drain current	I _{D1}	4		_	А	V_{GS} = -3.5 V, V_{DS} = -2 V	
Drain current	I _{D2}	_		-10	mA	V_{GS} = -1.2 V, V_{DS} = -2 V	
Drain to source breakdown voltage	$V_{(BR)DSS}$	-60	_	—	V	I _D = -10 mA, V _{GS} =0	
Gate to source breakdown voltage	$V_{(BR)GSS}$	-16	_	—	V	I _G = -800 μA, V _{DS} =0	
Gate to source breakdown voltage	$V_{(BR)GSS}$	2.5	_	—	V	I _G = 100 μA, V _{DS} =0	
Gate to source leak current	I _{GSS1}	_		-100	μA	V _{GS} = -8 V, V _{DS} =0	
	I _{GSS2}	_		-50	μA	V_{GS} = -3.5 V, V_{DS} =0	
	I _{GSS3}	_	_	–1	μA	V _{GS} = -1.2 V, V _{DS} =0	
	I _{GSS4}	_		100	μA	V _{GS} = 2.4 V, V _{DS} =0	
Input current (shut down)	I _{GS(OP)1}	—	-0.8	_	mA	V _{GS} = -8 V, V _{DS} =0	
	I _{GS(OP)2}	_	-0.35	_	mA	V_{GS} = -3.5 V, V_{DS} =0	
Zero gate voltage drain current	I _{DSS}	_	_	-10	μA	V_{DS} = -60 V, V_{GS} = 0	
Gate to source cut off voltage	$V_{GS(\text{off})}$	-1.1	_	-2.25	V	V_{DS} = -10 V, I _D = -1 mA	
Forward transfer admittance	y _{fs}	2	4	_	S	I_D =–2.5 A, V_{DS} =–10 V ^{Note3}	
Static drain to source on state resistance	$R_{\text{DS(on)}}$	—	140	200	mΩ	$I_D = -2.5 \text{ A}, V_{GS} = -10 \text{ V}^{\text{Note3}}$	
Static drain to source on state resistance	R _{DS(on)}	_	200	340	mΩ	I_D = -2.5 A, V_{GS} = -4 V ^{Note3}	
Output capacitance	Coss	_	326	_	pF	V_{DS} = -10 V, V_{GS} =0, f = 1 MHz	
Turn-on delay time	t _{d(on)}	_	2	_	μs	$V_{GS} = -5 V, I_D = -2.5 A,$ $= R_L = 12 \Omega$	
Rise time	t _r	_	7.6	—	μs		
Turn off delay time	$t_{d(off)}$	_	3.2		μs		
Fall time	t _f	_	3.2	—	μs		
Body-drain diode forward voltage	V_{DF}	_	-0.9	—	V	I _F = –5A, V _{GS} = 0	
Body-drain diode reverse recovery time	t _{rr}	_	77	_	ns	$I_F = -5 \text{ A}, V_{GS} = 0$ diF/dt = 50 A/ μ s	
Over lord shut down	t _{os1}	_	8.4	_	ms	V_{GS} = -5 V, V_{DD} = -16 V	
operation time note4	t _{os2}	_	2.4	—	ms	V_{GS} = -5 V, V_{DD} = -24 V	


Notes: 3. Pulse test


4. Including the junction temperature rise of the lorded condition

Main Characteristics











Package Dimensions





Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

Net of a starty in start in your or includes in the start of the start in your or includes and the start in the start includes and the start in the start includes and the start in the start includes and the start includes a

- Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

- nerein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 The product or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 Please contact Renesas Technology Corporation for Any diversion or reexport control for further details on these materials or the products contained therein.



http://www.renesas.com

Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan. Colophon 0.0

