



# 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

IDT74FCT163601A

## FEATURES:

- 0.5 MICRON CMOS Technology
- Typical  $t_{SK(O)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{CC} = 3.3V \pm 0.3V$ , Normal Range, or  $V_{CC} = 2.7V$  to  $3.6V$ , Extended Range
- CMOS power levels (0.4 $\mu$  W typ. static)
- Rail-to-rail output swing for increased noise margin
- Low Ground Bounce (0.3V typ.)
- Inputs (except I/O) can be driven by 3.3V or 5V components
- Available in SSOP and TSSOP packages

## DESCRIPTION:


The FCT163601/A 18-bit registered transceiver is built using advanced dual metal CMOS technology. These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ( $\overline{CLKENAB}$  and  $\overline{CLKENBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable  $\overline{OEAB}$  is active low. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state.


Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, CLKBA and  $\overline{CLKENBA}$ .

The FCT163601 has series current limiting resistors. These offer low ground bounce, minimal undershoot, and controlled output fall times-reducing the need for external series terminating resistors.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



SSOP/ TSSOP  
TOP VIEW

## PIN DESCRIPTION

Pin Names	Description
$\overline{OEAB}$	A-to-B Output Enable Input (Active LOW)
$\overline{OEBA}$	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
A <sub>x</sub>	A-to-B Data Inputs or B-to-A 3-State Outputs
B <sub>x</sub>	B-to-A Data Inputs or A-to-B 3-State Outputs
$\overline{CLKENAB}$	A to B Clock Enable Input (Active LOW)
$\overline{CLKENBA}$	B to A Clock Enable Input (Active LOW)

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V <sub>TERM</sub> <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to 7	V
V <sub>TERM</sub> <sup>(4)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>CC</sub> +0.5	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
I <sub>OUT</sub>	DC Output Current	-60 to +60	mA

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>CC</sub> terminals.
- Input terminals.
- Outputs and I/O terminals.

## CAPACITANCE (T<sub>A</sub> = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	3.5	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	3.5	8	pF

### NOTE:

- This parameter is measured at characterization but not tested.

## FUNCTION TABLE<sup>(1,4)</sup>

Inputs					Outputs
CLKENAB	$\overline{OEAB}$	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B <sub>0</sub> <sup>(2)</sup>
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B <sub>0</sub> <sup>(2)</sup>
L	L	L	H	X	B <sub>0</sub> <sup>(3)</sup>

### NOTES:

- A-to-B data flow is shown. B-to-A data flow is similar but uses  $\overline{OEBA}$ , LEBA, CLKBA and  $\overline{CLKENBA}$ .
- Output level before the indicated steady-state input conditions were established.
- Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.
- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-impedance  
↑ = LOW-to-HIGH Transition

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 2.7\text{V}$  to  $3.6\text{V}$

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit				
V <sub>IH</sub>	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level	2	—	5.5	V				
	Input HIGH Level (I/O pins)		2	—	V <sub>CC</sub> +0.5					
V <sub>IL</sub>	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level	-0.5	—	0.8	V				
I <sub>IH</sub>	Input HIGH Current (Input pins)	V <sub>CC</sub> = Max.	V <sub>I</sub> = 5.5V	—	—	±1				
	Input HIGH Current (I/O pins)						V <sub>I</sub> = V <sub>CC</sub>	—	—	±1
I <sub>IL</sub>	Input LOW Current (Input pins)		V <sub>I</sub> = GND	—	—	±1				
	Input LOW Current (I/O pins)						V <sub>I</sub> = GND	—	—	±1
I <sub>OZH</sub>	High Impedance Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = V <sub>CC</sub>	—	—	±1				
I <sub>OZL</sub>	(3-State Output pins)		V <sub>O</sub> = GND	—	—	±1				
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18mA	—	-0.7	-1.2	V				
I <sub>ODH</sub>	Output HIGH Current	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>O</sub> = 1.5V <sup>(3)</sup>	-36	-60	-110	mA				
I <sub>ODL</sub>	Output LOW Current	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>O</sub> = 1.5V <sup>(3)</sup>	50	90	200	mA				
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min.	I <sub>OH</sub> = -0.1mA	V <sub>CC</sub> -0.2	—	—				
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>					I <sub>OH</sub> = -3mA	2.4	3	—
		V <sub>CC</sub> = 3V	I <sub>OH</sub> = -8mA	2.4 <sup>(5)</sup>	3	—				
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min.	I <sub>OL</sub> = 0.1mA	—	—	0.2				
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>					I <sub>OL</sub> = 16mA	—	0.2	0.4
		V <sub>CC</sub> = 3V					I <sub>OL</sub> = 24mA	—	0.3	0.55
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 24mA	—	0.3	0.5				
I <sub>OS</sub>	Short Circuit Current <sup>(4)</sup>	V <sub>CC</sub> = Max., V <sub>O</sub> = GND <sup>(3)</sup>	-60	-135	-240	mA				
V <sub>H</sub>	Input Hysteresis	—	—	150	—	mV				
I <sub>CC1</sub> I <sub>CC2</sub> I <sub>CC3</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = GND or V <sub>CC</sub>	—	0.1	10	μA				

### NOTES:

- For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- V<sub>OH</sub> = V<sub>CC</sub>-0.6V at rated current.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = V_{CC} - 0.6V^{(3)}$		—	2	30	$\mu A$
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OEAB} = V_{CC}, \overline{OEBA} = \text{GND}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	60	100	$\mu A/$ MHz
$I_C$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.},$ Outputs Open $f_{CP} = 10\text{MHz (CLKBA)}$ 50% Duty Cycle $\overline{OEAB} = V_{CC}, \overline{OEBA} = \text{GND}$ $LEBA = \text{GND}$ $\overline{CLKENBA} = \text{GND}$ $f_i = 5\text{MHz}$ One Bit Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	0.6	1	mA
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$	—	0.6	1	
		$V_{CC} = \text{Max.},$ Outputs Open $f_{CP} = 10\text{MHz (CLKBA)}$ 50% Duty Cycle $\overline{OEAB} = V_{CC}, \overline{OEBA} = \text{GND}$ $LEBA = \text{GND}$ $\overline{CLKENBA} = \text{GND}$ $f_i = 2.5\text{MHz}$ Eighteen Bits Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	3	$5^{(5)}$	
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$	—	3	$5.3^{(5)}$	

### NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 3.3V, +25^\circ C$  ambient.
- Per TTL driven input; all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP} N_{CP} / 2 + f_i N_i)$   
 $I_{CC} =$  Quiescent Current ( $I_{CCL}, I_{CCH}$  and  $I_{CCZ}$ )  
 $\Delta I_{CC} =$  Power Supply Current for a TTL High Input  
 $D_H =$  Duty Cycle for TTL Inputs High  
 $N_T =$  Number of TTL Inputs at  $D_H$   
 $I_{CCD} =$  Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 $f_{CP} =$  Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 $N_{CP} =$  Number of Clock Inputs at  $f_{CP}$   
 $f_i =$  Input Frequency  
 $N_i =$  Number of Inputs at  $f_i$


## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Unit	
f <sub>MAX</sub>	CLKAB or CLKBA frequency <sup>(3)</sup>	CL = 50pF RL = 500Ω	—	150	ns	
t <sub>PLH</sub>	Propagation Delay		Ax to Bx or Bx to Ax	1.5	5.5	ns
t <sub>PHL</sub>						
t <sub>PLH</sub>	Propagation Delay		LEBA to Ax, LEAB to Bx	1.5	6.2	ns
t <sub>PHL</sub>						
t <sub>PLH</sub>	Propagation Delay		CLKBA to Ax, CLKAB to Bx	1.5	6.3	ns
t <sub>PHL</sub>						
t <sub>PZH</sub>	Output Enable Time		OEBA to Ax, OEAB to Bx	1.5	6.5	ns
t <sub>PZL</sub>						
t <sub>PHZ</sub>	Output Disable Time		OEBA to Ax, OEAB to Bx	1.5	5.2	ns
t <sub>PLZ</sub>						
t <sub>SU</sub>	Set-up Time HIGH or LOW		Ax to CLKAB, Bx to CLKBA	3	—	ns
t <sub>H</sub>	Hold Time HIGH or LOW			Ax to CLKAB, Bx to CLKBA	0	—
t <sub>SU</sub>	Set-up Time HIGH or LOW		Clock LOW	2.5	—	ns
			Clock HIGH	2	—	
t <sub>SU</sub>	Set-up Time, $\overline{\text{CLKEN}}$ to CLK		2.5	—	ns	
t <sub>H</sub>	Hold Time HIGH or LOW	Ax to LEAB, Bx to LEBA	1	—	ns	
t <sub>H</sub>	Hold Time, $\overline{\text{CLKEN}}$ to CLK			0	—	ns
t <sub>w</sub>	LEAB or LEBA Pulse Width HIGH		2.5	—	ns	
t <sub>w</sub>	CLKAB or CLKBA Pulse Width HIGH or LOW		3	—	ns	
t <sub>sk(o)</sub>	Output Skew <sup>(4)</sup>		—	0.5	ns	


**NOTES:**

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-up, Hold, and Release Times




Propagation Delay

SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other Tests	Open

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width




Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tr ≤ 2.5ns; tr ≤ 2.5ns.
3. If Vcc is below 3V, input voltage swings should be adjusted not to exceed Vcc.

## ORDERING INFORMATION



## DATA SHEET DOCUMENT HISTORY

- 4/22/2002 Removed blank speed grade
- 5/21/2002 Removed TVSOP package



**CORPORATE HEADQUARTERS**  
 2975 Stender Way  
 Santa Clara, CA 95054

**for SALES:**  
 800-345-7015 or 408-727-6116  
 fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

**for Tech Support:**  
[logichelp@idt.com](mailto:logichelp@idt.com)  
 (408) 654-6459