

# 128K x 8 Static RAM

#### **Features**

- High Speed
  - 55ns and 70ns availability
- · Voltage range
  - -2.7V-3.6V
- · Ultra low active power
  - Typical active current: 20 mA @ f = f<sub>max</sub> (70ns speed)
- · Low standby power
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features
- · Automatic power-down when deselected
- CMOS for optimum speed/power

#### **Functional Description**

The WCMA1008U1X is a high-performance CMOS static RAM organized as 128K words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ( $\overline{\text{CE}}_1$ ), an active HIGH Chip Enable ( $\overline{\text{CE}}_2$ ), an active LOW Output Enable ( $\overline{\text{OE}}$ ) and three-state drivers. These devices have an automat-


ic power-down feature, reducing the power consumption by over 99% when deselected.

Writing to the device is accomplished by taking Chip Enable one ( $\overline{CE}_1$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW and the Chip Enable two ( $\overline{CE}_2$ ) input HIGH. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins ( $\overline{A}_0$  through  $\overline{A}_{16}$ ).

Reading from the device is accomplished by taking Chip Enable one ( $\overline{\text{CE}}_1$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing Write Enable ( $\overline{\text{WE}}$ ) and Chip Enable two ( $\overline{\text{CE}}_2$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}_1$  LOW,  $\overline{CE}_2$  HIGH, and  $\overline{WE}$  LOW).

The WCMA1008U1X is available in a 32 Lead TSOP and STSOP packages.





# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied......55°C to +125°C

Supply Voltage to Ground Potential..... -0.5V to +4.6V

DC Voltage Applied to Outputs in High Z State <sup>[1]</sup> 0.5V to	0.01
DC Input Voltage <sup>[1]</sup> –0.5V to	
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

#### **Operating Range**

Product	Range	Ambient Temperature	V <sub>CC</sub>
WCMA1008U1X	Industrial	−40°C to +85°C	2.7V to 3.6V

#### **Product Portfolio**

					Po	wer Dissipat	tion (Industr	ial)			
Product	V <sub>CC</sub> Range			Speed	Operating, I <sub>CC</sub>		Standb	y (I <sub>SB2</sub> )			
Product				Speed	f = f <sub>max</sub>		-   f = f		Typ. <sup>[2]</sup>	Max.	
	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.		<b>Typ.</b> <sup>[2]</sup>	Max.	тур.	IVIAX.			
WCMA1008U1X		70 ns	20 mA	40 mA	0.4	20 A					
WCWAT0060TX	2.7 V	3.0V	3.6V	55 ns	20 IIIA	40 IIIA	0.4 μΑ	30 μΑ			

#### Notes:

- V<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.



# **Electrical Characteristics** Over the Operating Range

					WCMA	41008U1X	(-70/55	
Parameter	Description	Test Conditions			Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = 2.7V$		2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.7V				0.4	V
V <sub>IH</sub>	Input HIGH Voltage				2		V <sub>CC</sub> + 0.5V	V
V <sub>IL</sub>	Input LOW Voltage				-0.5		0.8	V
I <sub>IX</sub>	Input Leakage Cur- rent	$GND \leq V_I \leq V_CC$			-1		+1	μΑ
I <sub>OZ</sub>	Output Leakage Cur- rent	$GND \le V_O \le V_{CC}$ , Outp	$GND \leq V_O \leq V_CC,  Output  Disabled$				+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = 3.6V$	70ns		20	40	mA
	Current		I <sub>OUT</sub> = 0 mA CMOS Levels	55ns		23	50	
I <sub>SB1</sub>	Automatic CE	Max. V <sub>CC</sub> , <del>CE</del> <sub>1</sub> ≥V <sub>IH</sub> ,	2	70ns		15	300	μΑ
	Power-Down Cur- rent— TTL Inputs	$CE_2 < V_{IH}$ $V_{IN} \ge V_{IH} \text{ or }$ $V_{IN} \le V_{IL}, f = f_{MAX}$ $55 \text{ns}$				17	350	
I <sub>SB2</sub>	Automatic CE Power-Down Cur- rent— CMOS Inputs	Max. $V_{CC}$ , $\overline{CE}_1 \ge V_{CC}$ $V_{IN} \ge V_{CC} - 0.3V$ or $V_{CC}$		3		0.4	30	

# Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	6	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

# **Thermal Resistance**


Description	Test Conditions	Symbol	BGA	Unit
Thermal Resistance <sup>[3]</sup> (Junction to Ambient)	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	$\Theta_{ m JA}$	55	°C/W
Thermal Resistance <sup>[3]</sup> (Junction to Case)		$\Theta_{ m JC}$	16	°C/W


#### Note:

3. Tested initially and after any design or process changes that may affect these parameters.




#### **AC Test Loads and Waveforms**





Equivalent to: THÉVENIN EQUIVALENT




Parameters	3.3V	Unit
R1	1213	Ohms
R2	1378	Ohms
R <sub>TH</sub>	645	Ohms
V <sub>TH</sub>	1.75	Volts

# Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.6			V
I <sub>CCDR</sub>	Data Retention Current	$\begin{aligned} &V_{CC} = 2V, \overline{CE}_1 \ge V_{CC} - 0.3V, \\ &CE_2 < 0.3V \\ &V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V \end{aligned}$		0.4	20	μА
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[4]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

#### **Data Retention Waveform**



#### Note

4. Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 100~\mu s$  or stable at  $V_{CC(min.)} \ge 100~\mu s$ .



#### Switching Characteristics Over the Operating Range<sup>[5]</sup>

		WCMA10	008U1X-55	WCMA10	08U1X-70	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCLE				•		
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	5		10		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		20		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	10		10		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		20		25	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[6]</sup>	10		10		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High Z <sup>[6, 7]</sup>		20		25	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Power-Up	0		0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to Power-Down		55		70	ns
WRITE CYCLE <sup>[8,]</sup>						
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	45		60		ns
t <sub>AW</sub>	Address Set-Up to Write End	45		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	45		55		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		20		25	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	5		5		ns

#### Notes:


<sup>5.</sup> Test conditions assume signal transition time of 5 ns or less, timing reference levels of  $V_{CC(typ.)}/2$ , input pulse levels of 0 to  $V_{CC(typ.)}$ , and output loading of the

rest conditions assume signal transition time of 5 hs of less, timing reference levels of  $V_{CC(typ.)}/2$ , input pulse levels of 0 to  $V_{CC(typ.)}$ , and output loading of the specified  $I_{QL}/I_{QH}$  and 30 pF load capacitance. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZWE}$  is less than  $t_{LZWE}$  for any given device.  $t_{HZCE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high impedance state. The internal write time of the memory is defined by the overlap of WE,  $\overline{CE}_1 = V_{IL}$  and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.



# **Switching Waveforms**

#### Read Cycle No. 1 (Address Transition Controlled) $^{[9,\,10]}$



#### Read Cycle No. 2 (OE Controlled)[10, 11] ADDRESS $t_{RC}$ $\overline{CE}_1$ $CE_2$ $t_{ACE}$ OE $t_{\text{HZOE}}$ $t_{DOE}$ ← thzce $t_{\text{LZOE}}$ HIGH IMPEDANCE HIGH IMPEDANCE DATA OUT DATA VALID $t_{LZCE}$ $t_{PD}$ $t_{\text{PU}}$ $I_{CC}$ $V_{CC}$ SUPPLY 50% 50% CURRENT $I_{SB}$


#### Notes:

- <u>Device</u> is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .
- 10. WE is HIGH for read cycle.
   11. Address valid prior to or coincident with CE<sub>1</sub> transition LOW and CE<sub>2</sub> transition HIGH.




# Switching Waveforms (continued)

# Write Cycle No. 1(WE Controlled) [8, 12, 14]



# Write Cycle No. 2 ( $\overline{\text{CE}}_1$ or $\text{CE}_2$ Controlled) [8, 12, 14]




- Data I/O is high impedance if OE = V<sub>IH</sub>.
   During this period, the I/Os are in output state and input signals should not be applied.
   If CE<sub>1</sub> goes HIGH and CE<sub>2</sub> goes LOW simultaneously with WE HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)

# Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [14]





# **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	Χ	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )





# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	WCMA1008U1X-TF70	T32	32-Lead TSOP	Industrial
	WCMA1008U1X-SF70	S32	32-Lead STSOP	
55	WCMA1008U1X-TF55	T32	32-Lead TSOP	
	WCMA1008U1X-SF55	S32	32-Lead STSOP	

# **Package Diagrams**

#### 32-Lead Thin Small Outline Package, T32









# Package Diagrams (continued)

#### 32-Lead Shrunk Thin Small Outline Package, S32







Document Title: WCMA1008U1X, 128K x 8 Static RAM								
REV.	Spec #	ECN#	Issue Date	Orig. of Change	Description of Change			
**	38-14023	115246	4/24/2002	MGN	New Data Sheet			