

## Description

- High speed switching application.
- Analog switch application.


## Features

- 2.5V Gate drive.
- Low threshold voltage :  $V_{th} = 0.5 \sim 1.5V$ .
- Two STK1828 Chips in SOT-363 Package.

## Ordering Information

Type NO.	Marking	Package Code
SUF520J	H	SOT-363

## Outline Dimensions

**unit : mm**


**Absolute maximum ratings ( Q1, Q2 Common)**

(Ta=25°C)

Characteristic	Symbol	Ratings	Unit
Drain-Source voltage	V <sub>DS</sub>	20	V
Gate-Source voltage	V <sub>GSS</sub>	10	V
DC Drain current	I <sub>D</sub>	50	mA
Power dissipation	P <sub>D</sub> *	200	mW
Channel temperature	T <sub>ch</sub>	150	°C
Storage temperature range	T <sub>stg</sub>	-55~150	°C


\* : Total rating

**Electrical Characteristics**

(Ta=25°C)


Characteristic	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Drain-Source breakdown voltage	BV <sub>DSS</sub>	I <sub>D</sub> =100μA, V <sub>GS</sub> =0	20			V
Gate-Threshold voltage	V <sub>th</sub>	I <sub>D</sub> =0.1mA, V <sub>DS</sub> =3V	0.5		1.5	V
Drain cut-off current	I <sub>DSS</sub>	V <sub>DS</sub> =20V, V <sub>GS</sub> =0			1	μA
Gate leakage current	I <sub>GSS</sub>	V <sub>GS</sub> =10V, V <sub>DS</sub> =0			1	μA
Drain-Source on-resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =2.5V, I <sub>D</sub> =10mA		20	40	Ω
Forward transfer admittance	Y <sub>fs</sub>	V <sub>DS</sub> =3V, I <sub>D</sub> =10mA	20			mS
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =3V, V <sub>GS</sub> =0, f=1MHz		5.5		pF
Output capacitance	C <sub>oss</sub>	V <sub>DS</sub> =3V, V <sub>GS</sub> =0, f=1MHz		6.5		pF
Reverse Transfer capacitance	C <sub>rss</sub>	V <sub>DS</sub> =3V, V <sub>GS</sub> =0, f=1MHz		1.6		pF
Turn-on time	t <sub>ON</sub>	V <sub>DD</sub> =3V, I <sub>D</sub> =10mA V <sub>GEN</sub> =0~2.5V		0.14		μs
Turn-off time	t <sub>OFF</sub>	V <sub>DD</sub> =3V, I <sub>D</sub> =10mA V <sub>GEN</sub> =0~2.5V		0.14		μs

\* Switching Time Test Circuit




## Electrical Characteristic Curves


**Fig.1 ID - VDS**




**Fig.2  $P_D^*$  -  $T_a$**




**Fig.3 IDR - VDS**




**Fig.4 ID - VGS**




**Fig.5  $|Y_{fs}|$  -  $ID$**



**Fig.6 C - VDS**



## Electrical Characteristic Curves

**Fig.7 V<sub>DS</sub> - I<sub>D</sub>****Fig.8 t - I<sub>D</sub>**