## SP8481 Series*

## Monolithic, 12-Bit Data Acquisition System

\author{

- Complete Monolithic 8-Channel, 12-Bit DAS <br> - 100kHz Throughput <br> - 16-Bit Microprocessor Bus Interface <br> - Latched MUX Address <br> - All-channel Deselect <br> - 8/4-Bit Nibble Output <br> - No Missing Codes to 12-Bits <br> - 32-Pin Packages <br> ■ 200mW Max Power Dissipation
}

* Formerly part of the SP410 Series.


## DESCRIPTION...

The SP8481 Series are complete monolithic data acquisition systems, featuring 8-channel multiplexer, internal reference and 12-bit sampling A/D converter in 32-pin packages. Linearity errors of $\pm 0.5$ and $\pm 1.0$ LSB, and Differential Non-linearity to 12 -bits is guaranteed, with no missing codes over temperature. Channel-to-channel crosstalk is typically -85dB. Multiplexer settling plus acquisition time is $1.9 \mu \mathrm{~s}$ maximum; $\mathrm{A} / \mathrm{D}$ conversion time is $8.1 \mu \mathrm{~s}$ maximum.


## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

CAUTION:
ESD (ElectroStatic Discharge) sensitive device. Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. Personnel should be properly grounded prior to handling this device. The protective foam should be discharged to the destination socket before devices are removed.

## SPECIFICATIONS

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltages unless otherwise noted)

|  | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUTS <br> Input Voltage Range <br> Multiplexer Inputs Configuration <br> Input Impedance <br> ON Channel <br> OFF Channel <br> Input Bias Current <br> Per Channel <br> Crosstalk <br> OFF to ON Channel |  | $\begin{aligned} & 0 \text { to }+5 \\ & \text { Single-end } \\ & \begin{array}{c} 10^{9} \\ 10^{10} \\ \\ \pm 10 \\ \pm 250 \end{array} \end{aligned}$ | 8 $\begin{aligned} & -90 \\ & -80 \\ & -70 \end{aligned}$ | V <br> $\Omega$ <br> nA <br> nA <br> dB <br> dB <br> dB | Parallel with 30pF <br> Parallel with 5 pF $\begin{aligned} & 25^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ <br> $10 \mathrm{kHz}, 0 \mathrm{~V}$ to $+5 \mathrm{~V}_{\mathrm{P}}$ $50 \mathrm{kHz}, 0 \mathrm{~V}$ to $+5 \mathrm{~V}_{\text {Pk-to-pk }}$ $100 \mathrm{kHz}, 0 \mathrm{~V}$ to $+5 \mathrm{~V}_{\text {Pk-to-pk }}$ |
| ACCURACY <br> Resolution <br> Linearity Error $\begin{aligned} & -\mathrm{K},-\mathrm{B} \\ & -\mathrm{J},-\mathrm{A} \end{aligned}$ <br> Differential Non-Linearity $\begin{aligned} & -\mathrm{K},-\mathrm{B} \\ & -\mathrm{J},-\mathrm{A} \end{aligned}$ <br> Offset Error <br> Gain Error <br> No Missing Codes $-\mathrm{K},-\mathrm{B}$ | 12 | $\begin{gathered} \pm 2 \\ \pm 0.3 \end{gathered}$ <br> Guarante | $\begin{gathered} \pm 0.5 \\ \pm 1 \\ \\ \pm 1 \\ \pm 2 \end{gathered}$ | $\begin{array}{r} \text { Bits } \\ \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \text { \%FSR } \end{array}$ | Adjustable to zero Adjustable to zero |
| TRANSFER CHARACTE <br> Throughput Rate MUX Settling/Acquisition A/D Conversion | $\begin{aligned} & \hline \text { CS } \\ & 100 \end{aligned}$ |  | $\begin{aligned} & 1.9 \\ & 8.1 \end{aligned}$ | $\begin{array}{r} \mathrm{kHz} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \end{array}$ |  |
| STABILITY <br> Linearity Offset Gain |  | $\begin{gathered} \pm 0.5 \\ \pm 5 \\ \pm 10 \end{gathered}$ | $\begin{aligned} & \pm 2.5 \\ & \pm 25 \\ & \pm 50 \end{aligned}$ | $\begin{aligned} & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |  |
| DIGITAL INPUTS <br> Capacitance Logic Levels $\begin{aligned} & V_{1 H} \\ & V_{1 \mathrm{IH}} \\ & \mathrm{I}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{LL}} \end{aligned}$ | $\begin{aligned} & +2.4 \\ & -0.5 \end{aligned}$ | 5 | $\begin{gathered} +5.5 \\ +0.8 \\ \pm 5 \\ \pm 5 \end{gathered}$ | $\begin{gathered} \mathrm{pF} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \end{gathered}$ |  |

SPECIFICATIONS (continued)
( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltages unless otherwise noted)

|  | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL OUTPUTS <br> Capacitance Logic Levels <br> $\mathrm{V}_{\text {он }}$ <br> $V_{0}$ <br> Leakage Current <br> Data Output | +2.4 | $\begin{gathered} 5 \\ \pm 40 \\ \pm s e t \mathrm{Bin} \end{gathered}$ | +0.4 | $\begin{gathered} \mathrm{pF} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}} \leq 500 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}} \leq 1.6 \mathrm{~mA} \\ & \text { High impedance, data bits only } \end{aligned}$ |
| POWER REQUIREMENTS <br> $\mathrm{V}_{\text {LOGIC }}$ <br> Logic <br> $V_{c c}$ <br> $\mathrm{I}_{\mathrm{cc}}$ <br> Power Dissipation | $\begin{gathered} +4.5 \\ +11.4 \end{gathered}$ | $\begin{gathered} 0.8 \\ 9 \\ 140 \end{gathered}$ | $\begin{gathered} +5.5 \\ 2 \\ +16.5 \\ 12 \\ 200 \end{gathered}$ | $\begin{array}{r} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~V} \\ \mathrm{~mA} \end{array}$ |  |
| ENVIRONMENTAL <br> Operating Temperature Commercial; -J, -K Industrial; -A, -B Storage Temperature | $\begin{gathered} 0 \\ -40 \\ -65 \end{gathered}$ |  | $\begin{gathered} +70 \\ +85 \\ +150 \end{gathered}$ | a <br>  <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ |  |



## PIN FUNCTION...

R/ $\overline{\mathrm{C}}$ — Read/Convert — Initiates conversion on the Hi-to-low transition; logic low disconnects data bus; logic high initiates read
$\overline{\mathrm{CS}}$ - Chip Select - Logic high disconnects data bus; logic low allows conversion or reading of data

CE—ChipEnable—Logic low disables read or convert; logic high enables read or convert
$\mathrm{A}_{0}$ — Device Address — Logic low enables 8 MSB read; logic high enables 4 LSB read
$\mathrm{MA}_{0}, \mathrm{MA}_{1}, \mathrm{MA}_{2}$ - MUX Address $0,1 \& 2$ Selects analog input channels $\mathrm{CH}_{0}$ through $\mathrm{CH}_{7}$
$\overline{\text { LATCH }}$ — MUX Address Latch — Logic high to low transition captures MUX address on MUX address lines
$\overline{\text { MAEN }}$ - MUX Enable - Logic low allows normal MUX address; logic high deselects $\mathrm{CH}_{\mathrm{O}}$ through $\mathrm{CH}_{7}$
$\mathrm{DB}_{0}$ through $\mathrm{DB}_{11}$ - Data Outputs - Logic high is binary true; logic low binary false

MULTIPLEXER TRUTH TABLE

| LATCH | MAEN | MA ${ }_{2}$ MA, MA ${ }_{\text {d }}$ |  |  | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H $\rightarrow$ L | 0 | 0 | 0 | 0 | $\mathrm{CH}_{0}$ Selected |
| $\mathrm{H} \rightarrow \mathrm{L}$ | 0 | 0 | 0 | 1 | CH, Selected |
| $\mathrm{H} \rightarrow \mathrm{L}$ | 0 | 0 | 1 | 0 | $\mathrm{CH}_{2}$ Selected |
| $\mathrm{H} \rightarrow \mathrm{L}$ | 0 | 0 | 1 | 1 | $\mathrm{CH}_{3}$ Selected |
| $\mathrm{H} \rightarrow \mathrm{L}$ | 0 | 1 | 0 | 0 | $\mathrm{CH}_{4}$ Selected |
| $\mathrm{H}->\mathrm{L}$ | 0 | 1 | 0 | 1 | $\mathrm{CH}_{5}$ Selected |
| $\mathrm{H} \rightarrow \mathrm{L}$ | 0 | 1 | 1 | 0 | $\mathrm{CH}_{s}$ Selected |
| H $\rightarrow$ L | 0 | 1 | 1 | 1 | CH, Selected |
| H $\rightarrow$ L | 1 | n | n | n | All Deselected |
| 0 | X | X | X | X | Prev. Ch. n Held |
| 1 | X | X | X | X | Prev. Ch. n Held |

Table 1. Multiplexer Truth Table

## CONTROL TRUTH TABLE

| $\mathbf{C E}$ | $\overline{\mathbf{C S}}$ | $\mathbf{A}_{\boldsymbol{o}}$ | R/ $\overline{\mathbf{C}}$ | OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| 0 | X | X | X | None |
| X | 1 | X | X | None |
| L->H | 0 | 0 | X | Start Conversion |
| 1 | $\mathrm{H}->\mathrm{L}$ | 0 | X | Start Conversion |
| 1 | 0 | $\mathrm{H}->\mathrm{L}$ | X | Start Conversion |
| 1 | 0 | 1 | 0 | Enable 8 MSBs |
| 1 | 0 | 1 | 1 | Enable 4 LSBs |

Table 2. Control Truth Table

FEATURES...
The SP8481 Series are complete data acquisition systems, featuring 8 -channel multiplexer, internal reference and 12 -bit sampling A/D converter implemented as a single monolithic IC. The analog multiplexer accepts 0 V to +5 V unipolar full scale inputs. Output data is formatted as an 8-bit/4-bit nibble.

Linearity errors of $\pm 0.5$ and $\pm 1.0$ LSB, and Differential Non-linearity to 12-bits is guaranteed, with no missing codes over temperature. Channel-to-channel crosstalk is typically -85dB. Multiplexer settling plus acquisition time is $1.9 \mu \mathrm{~s}$ maximum; $\mathrm{A} / \mathrm{D}$ conversion time is $8.1 \mu \mathrm{~s}$ maximum.

Versions of the SP8481 Series are available in 32-pin plastic DIP or SOIC packages. Operating temperature ranges are $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ commercial and $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ industrial.

## CIRCUIT OPERATION...

The SP8481 is a complete 8-channel data acquisition system (DAS), with on-board multiplexer, voltage reference, sample-and-hold, clock and tri-state outputs. The digital control architecture is very similar to the industry-standard 574-type $\mathrm{A} / \mathrm{D}$, and uses identical control lines and digital states.

The multiplexer for the SP8481 is identical in operation to many discrete devices available today, except that it has been integrated into the single-chip DAS. The appropriate channel is selected using the MUX address lines MA0, MA $_{1}$, and MA2 per the truth table. The selected analog input is fed through to the ADC. The input impedance into any MUX channel will be on the order to $10^{9} \mathrm{ohms}$, since it is connected to the integral sampling structure of the capacitor DAC. Crosstalk is kept to -85 dB at 0 V to 5 V p-p over an input frequency range of 10 kHz to 50 kHz .

When the control section of the SP8481 initiates a conversion command the internal clock is enabled, and the successive approximation register (SAR) is reset to all zeros. Once the conversion has been started it cannot be stopped or restarted. Data is not available at the output

The SAR, timed by the clock, sequences through the conversion cycle and returns an end-ofconvert flag to the control section of the ADC. The clock is then disabled by the control section, which puts the STATUS output line low. The control section is enabled to allow the data to be read by external command $(\mathrm{R} / \overline{\mathrm{C}})$.

## Multiplexer Control and Inputs

On the SP8481 the multiplexer inputs are latched with LATCH. The address line latches MA0, $\mathrm{MA}_{1}$ and MA2 select the appropriate analog input channel. When low, the LATCH line retains the last MUX address data, and therefore the previously addressed MUX channel. All channels may be deselected by bringing the MAEN control line to a logic " 1 ". When this control function is used, the analog input will be connected to pin 8 or analog ground.

Since the MUX address latches are controlled by the LATCH and MAEN control lines, MUX channel select data need not be held by the bus for any minimum period after the conversion has been initiated. However it is advisable that the MUX not be changed at all during the full $10 \mu \mathrm{~s}$ conversion time due to capacitive coupling effects of digital edges through the silicon.

The SP8481 multiplexer inputs have been designed to allow substantial overvoltage conditions to occur without any damage. The inputs are diode-clamped and further protected with a $200 \Omega$ series resistor. As a result, momentary ( 10 seconds) input voltages can be as low as -16.5 V or as high as +31.5 V with no change or degradation in multiplexer performance or crosstalk. This feature allows the output voltage of an externally connected op amp to swing to $\pm 15 \mathrm{~V}$ supply levels with no multiplexer damage. Complicated power-up sequencing is not required to protect the SP8481. The multiplexer inputs may be damaged, however, if the inputs are allowed to either source or sink greater than 100 mA .

## Initiating a Conversion

The SP8481 was designed to require a minimum of control to perform a 12-bit conversion. The control input used is $\mathrm{R} / \overline{\mathrm{C}}$ which tri-states the


Figure 1. Offset Adjust
outputs when high and starts the conversion when low. $\overline{\mathrm{CS}}$ and CE may also be used with $\mathrm{R} / \overline{\mathrm{C}}$ to initiate a conversion. The last of the three inputs to reach the correct state starts the conversion, therefore one, two or all three may be dynamically controlled. The nominal delay from all three is the same and they may change state simultaneously. In order to ensure that a particular input controls the conversion the other two should be set up at least 50 ns earlier. The STATUS line indicates when a conversion is in process and when it is complete. The A0 input is used to configure the output data.

The conversion cycle is started when $\mathrm{R} / \overline{\mathrm{C}}$ is brought low and must be held low for a minimum of 50 ns . The $\mathrm{R} / \overline{\mathrm{C}}$ signal will also put the output latches in a tri-state mode when low. Approximately 200 ns after R/ $\overline{\mathrm{C}}$ is low, STATUS will change from low to high. This output signal will stay high while the SP8481 is performing a conversion. Valid data will be latched to the output bus, through internal control, 500 ns prior to the STATUS line transitioning from a high to low.

## Reading the Data

The output data buffers will remain in a high impedance state until the following four conditions are met: $\mathrm{R} / \overline{\mathrm{C}}$ is HIGH, STATUS is LOW, CE is HIGH and CS is LOW. The data lines become active in response to the four conditions and will latch data according to the conditions of Ao line. Please refer to Figure 5 for the appropriate timing. All conditions must be met at least 50 ns prior to reading the data to allow sufficient time for the output latches to come out of the high impedance state. $A_{0}$ is used to access the data.


Figure 2. Gain Adjust

The first 8 MSBs will be on pins 26 through 19, with pin 26 being the MSB. The remaining 4 LSBs will be on pins 23 through 26 with pin 23 being the LSB. When $\mathrm{A}_{0}$ is switched from one state to the next, there is a 50 ns output latch propagation delay between the MSBs and LSBs being present on the output pins.

## CALIBRATION

The calibration procedure for the SP8481 consists of adjusting the most negative input voltage $(0 \mathrm{~V})$ to the ideal output code for offset adjustment, and then adjusting the most positive input voltage ( 5.0 V ) to its ideal output code for gain adjustment.

## Offset Adjustment

The offset adjustment must be completed first. Please refer to Figure 1. Apply an input voltage of 0.5 LSB or $610 \mu \mathrm{~V}$ to any multiplexer input. Adjust the offset potentiometer so that the output code fluctuates evenly between $000 \ldots 000$ and $000 \ldots 001$. It is only necessary to observe the lower eight LSB's during this procedure.

## Gain Adjustment

With the offset adjusted, the gain error can now be trimmed to zero. The ideal input voltage corresponding to 1.5 LSB 's below the nominal full scale input value, or +4.988 V , is applied to any multiplexer input. The gain potentiometer is adjusted so that the output code alternates evenly between $111 \ldots 111$ and $111 \ldots 110$. Again, only the lower eight LSB's need be observed during this procedure. With the above adjustment made, the converter is now calibrated.


## LOW PULSE FOR R/C DYNAMIC CHARACTERISTICS

$\mathrm{V}_{\text {CC }}=+15 \mathrm{~V} ; \mathrm{V}_{\text {Logic }}=+5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {HRL }} \quad$ Low R/C Pulse Width | 50 |  |  | ns |  |
| $\mathrm{t}_{\text {DS }} \quad$ Status Delay from R/C |  |  | 200 | ns |  |
| $\mathrm{t}_{\text {HDR }} \quad$ Data Valid after R/C | 25 |  |  | ns |  |
| $\mathrm{t}_{\text {HS }} \quad$ Status Delay after Data Valid | 500 |  |  | ns |  |
| $\mathrm{t}_{\text {MDS }}$ MUX Data Setup | 50 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{MDH}} \quad$ MUX Data Valid | 3 |  | 10 | $\mu \mathrm{s}$ |  |

Figure 3. Low Pulse for R/C̄ Timing


## CONVERT MODE DYNAMIC CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V} ; \mathrm{V}_{\text {Logic }}=+5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {HEC }}$ | CE Pulse Width | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{SSC}}$ | $\overline{\mathrm{CS}}$ to CE Setup | 50 |  |  | ns |
| $\mathrm{t}_{\text {HSC }}$ | $\overline{\mathrm{CS}}$ Low During CE High | 50 |  |  | ns |
| $\mathrm{t}_{\text {SRC }}$ | R/C̄ to CE Setup | 50 |  |  | ns |
| $\mathrm{t}_{\text {HRC }}$ | R/ $\overline{\mathrm{C}}$ Low during CE High | 50 |  |  | ns |
| $\mathrm{t}_{\text {SAC }}$ | $\mathrm{A}_{0}$ to CE Setup | 0 |  |  | ns |
| $\mathrm{t}_{\text {HAC }}$ | $\mathrm{A}_{0}$ Valid During CE High | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{DSC}}$ | Status Delay from CE |  |  | 200 | ns |
| $\mathrm{t}_{\mathrm{C}}$ | Conversion Time |  |  | 10 | $\mu \mathrm{~s}$ |

Figure 4. Convert Mode Timing


## READ MODE DYNAMIC CHARACTERISTICS

$V_{c \mathrm{C}}=+15 \mathrm{~V} ; \mathrm{V}_{\text {Loogic }}=+5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  |  |  |  | MIN. | TYP. | MAX. | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {HRS }} \quad \overline{\mathrm{CS}}$ Valid After CE Low | 0 | 0 |  | ns |  |  |  |  |  |
| $\mathrm{t}_{\text {SRR }}$ | $\mathrm{R} / \overline{\mathrm{C}}$ to CE Setup | 50 | 0 |  |  |  |  |  |  |
| $\mathrm{t}_{\text {HRR }} \quad \mathrm{R} / \overline{\mathrm{C}}$ High After CE Low | 0 | 50 |  | ns |  |  |  |  |  |
| $\mathrm{t}_{\text {SAR }} \quad \mathrm{A}_{0}$ to CE Setup | 50 |  |  | ns |  |  |  |  |  |
| $\mathrm{t}_{\text {HAR }} \quad \mathrm{A}_{0}$ Valid After CE Low | 50 |  |  | ns |  |  |  |  |  |
| Data Valid After CE Low | 20 |  |  | ns |  |  |  |  |  |
| $\mathrm{t}_{\text {DD }} \quad$ Access Time from CE |  |  | 150 | ns |  |  |  |  |  |
| $\mathrm{t}_{\text {HL }} \quad$ Output Float Delay |  |  | 150 | ns |  |  |  |  |  |

Figure 5. Read Mode Timing

|  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SNR | -72.2 dB | FFT |  |  |  |  |  |  |
| THD | -75.5 dB |  |  | - |  |  |  |  |
| SFDR | -77.5 dB |  |  |  |  |  |  |  |
|  |  | $28 \mathrm{~dB} / \mathrm{div}$ |  |  |  |  |  |  |
| Test Tine = | 44.3 Seconds | 20 dBdio |  |  | 小析 |  |  |  |

Figure 6. FFT; $6 \mathbf{k H z}$, 5 V (0dB) Full Scale Input; $\mathrm{F}_{\mathrm{S}}=100 \mathrm{kHz}$


Figure 7. FFT; $12 \mathrm{kHz}, 5 \mathrm{~V}(0 \mathrm{~dB})$ Full Scale Input; $F_{S}=100 \mathrm{kHz}$


Figure 8. FFT; $24 \mathrm{kHz}, 5 \mathrm{~V}(0 \mathrm{~dB})$ Full Scale Input; $F_{S}=100 \mathrm{kHz}$


Figure 9. FFT; 48kHz, 5 V (0dB) Full Scale Input; $F_{S}=100 \mathrm{kHz}$


Figure 10. FFT; 48kHz, $1 \mathrm{~V}(-14 d B)$ Input; $F_{S}=100 \mathrm{kHz}$

## ORDERING INFORMATION

12-Bit Data Acquisition System, Latched Multiplexer Address, 8-Bit/4-Bit Data Output:

| Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ): | Integral Non-Linearity | Package |
| :---: | :---: | :---: |
| SP8481JP | . 1.0 LSB INL | 32-pin, 0.6" Plastic DIP |
| SP8481KP | . $\pm 0.5 \mathrm{LSB}$ INL | . 32-pin, 0.6" Plastic DIP |
| SP8481JS | .... $\pm 1.0 \mathrm{LSB}$ INL | ....... 32-pin, 0.3" SOIC |
| SP8481KS | .... $\pm 0.5 \mathrm{LSB}$ INL | .... 32-pin, 0.3" SOIC |
| Industrial ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ): | Integral Non-Linearity | Package |
| SP8481AP | ....... $\pm 1.0 \mathrm{LSB}$ INL | 32-pin, 0.6" Plastic DIP |
| SP8481BP | ......... $\pm 0.5 \mathrm{LSB}$ INL | . 32-pin, 0.6" Plastic DIP |
| SP8481AS | ......... $\pm 1.0 \mathrm{LSB}$ INL | ........ 32-pin, 0.3" SOIC |
| SP8481BS | ......... $\pm 0.5 \mathrm{LSB}$ INL | ...... 32-pin, 0.3" SOIC |

## THIS PAGE LEFT INTENTIONALLY BLANK

