



## P-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY		
$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
-20	0.027 @ $V_{GS} = -4.5$ V	-8.2
	0.032 @ $V_{GS} = -2.5$ V	-7.5
	0.045 @ $V_{GS} = -1.8$ V	-6.6


### FEATURES

- TrenchFET® Power MOSFET
- New MICRO FOOT® Chipscale Packaging Provides Ultra-Low Footprint Area Profile (0.62 mm) and On-Resistance

### APPLICATIONS


- Portable Devices
  - PA Switch
  - Battery Switch
  - Load Switch

### MICRO FOOT



Device Marking: 8407  
xxx = Date/Lot Traceability Code

Ordering Information: Si8407DB-T2  
Si8407DB-T2—E1 (Lead (Pb)-Free)



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)					
Parameter	Symbol	5 secs	Steady State	Unit	
Drain-Source Voltage	$V_{DS}$	-20		V	
Gate-Source Voltage	$V_{GS}$	$\pm 8$			
Continuous Drain Current ( $T_J = 150^\circ\text{C}$ ) <sup>a</sup>	$I_D$	$T_A = 25^\circ\text{C}$	-8.2	-5.8	A
		$T_A = 70^\circ\text{C}$	-6.5	-4.6	
Pulsed Drain Current	$I_{DM}$	-15			
continuous Source Current (Diode Conduction) <sup>a</sup>	$I_S$	-2.6	-1.34		
Maximum Power Dissipation <sup>a</sup>	$P_D$	$T_A = 25^\circ\text{C}$	2.9	1.47	W
		$T_A = 70^\circ\text{C}$	1.86	0.94	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150		$^\circ\text{C}$	
Package Reflow Conditions <sup>b</sup>	VPR	215		$^\circ\text{C}$	
	IR/Convection	220			

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>a</sup>	$t \leq 5$ sec	$R_{thJA}$	33	43	$^\circ\text{C/W}$
	Steady State		72	85	
Maximum Junction-to-Foot (drain)	Steady State	$R_{thJF}$	15	19	

**Notes**

- a. Surface Mounted on 1" x 1" FR4 Board.  
b. Refer to IPC/JEDEC (J-STD-020A), no manual or hand soldering.

### SPECIFICATIONS (T<sub>J</sub> = 25 °C UNLESS OTHERWISE NOTED)



Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static</b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -350 μA	-0.4		-0.9	V
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±8 V			±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = -20 V, V <sub>GS</sub> = 0 V			-1	μA
		V <sub>DS</sub> = -20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 70 °C			-5	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> ≤ -5 V, V <sub>GS</sub> = -4.5 V	-5			A
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -1 A		0.022	0.027	Ω
		V <sub>GS</sub> = -2.5 V, I <sub>D</sub> = -1 A		0.026	0.032	
		V <sub>GS</sub> = -1.8 V, I <sub>D</sub> = -1 A		0.033	0.045	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -1 A		10		S
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>S</sub> = -1 A, V <sub>GS</sub> = 0 V		-0.6	-1.1	V
<b>Dynamic<sup>b</sup></b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = -10 V, V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -1 A		32	50	nC
Gate-Source Charge	Q <sub>gs</sub>			3.6		
Gate-Drain Charge	Q <sub>gd</sub>			8.5		
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = -10 V, R <sub>L</sub> = 10 Ω I <sub>D</sub> ≅ -1 A, V <sub>GEN</sub> = -4.5 V, R <sub>g</sub> = 6 Ω		30	45	ns
Rise Time	t <sub>r</sub>			45	70	
Turn-Off Delay Time	t <sub>d(off)</sub>			550	825	
Fall Time	t <sub>f</sub>			220	330	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>		I <sub>F</sub> = -1 A, di/dt = 100 A/μs		265	

**Notes**

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
- b. Guaranteed by design, not subject to production testing.







Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)









**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**




### TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)






**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**



**PACKAGE OUTLINE**

**MICRO FOOT: 6-BUMP (2.4 X 2.0, 8-mm PITCH)**



NOTES (Unless Otherwise Specified):

1. All dimensions are in millimeters.
2. Six (6) solder bumps are Eutectic solder 63/37Pb with diameter  $\phi 0.38 - 0.40$  mm.
3. Backside surface is coated with a Ti/Ni/Ag layer.
4. Non-solder mask defined copper landing pad.
5. The flat side of wafers is oriented at the bottom.
6. ● is location of Pin 1P.

**PAD DISTRIBUTION TABLE**

	P	Q	R
1	Drain	Gate	Source
2	Drain	Source	Source

Dim	MILLIMETERS*		INCHES	
	Min	Max	Min	Max
A	0.600	0.650	0.0236	0.0256
A <sub>1</sub>	0.260	0.290	0.0102	0.0114
A <sub>2</sub>	0.340	0.360	0.0134	0.0142
b	0.370	0.410	0.0146	0.0161
D	1.920	2.000	0.0756	0.0787
E	2.320	2.400	0.0913	0.0945
e	0.750	0.850	0.0295	0.0335
S	0.370	0.400	0.0150	0.0157
S1	0.580	0.600	0.0228	0.0236

\* Use millimeters as the primary measurement.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?72254>.