

RF2172

Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage (RF off)	-0.5 to +6.0	V _{DC}
APC Current (Maximum)	+10	mA
Control Voltage (V _{PD})	-0.5 to +6.0	V _{DC}
Input RF Power	+10	dBm
Operating Case Temperature	-40 to +85	°C
Storage Temperature	-55 to +155	°C




Caution! ESD sensitive device.

RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).


Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
Overall					T=25°C, V _{CC} =3.6V, V _{PD} =3.6V, V _{APC} =2.5V
Usable Frequency Range		500 to 2500		MHz	
Input Impedance		50		Ω	
Input VSWR		1.8:1			Without Input Match
Output Load VSWR	<10:1 <6:1				0 ≤ V _{APC} ≤ 3.0V 0 ≤ V _{APC} ≤ 3.6V
2.45GHz Operation					Freq=2.4GHz to 2.5GHz, P _{IN} =0dBm
Operating Frequency		2.4 to 2.5		GHz	
Maximum Output Power	22	+23.5	24.5	dBm	
Total Efficiency		45		%	
Reverse Isolation		-25		dB	
Second Harmonic		-45		dBc	
Third Harmonic		-40		dBc	
All Other Spurious		-50		dBc	
Output Load Impedance		20-j4.5			Present to part
Gain Control Voltage		0 to V _{CC}		V	
High Gain	+22			dB	V _{APC} =3.6V, V _{CC} =3.6V, P _{IN} =0dBm
Low Gain			-10	dB	V _{APC} =0V, V _{CC} =3.6V, P _{IN} =0dBm
902MHz Operation					Freq=902MHz to 928MHz, P _{IN} =-3.0dBm
Operating Frequency		902 to 928		MHz	
Maximum Output Power		+24		dBm	
Total Efficiency		58		%	
Reverse Isolation		-35		dB	
Second Harmonic		-40		dBc	
Third Harmonic		-40		dBc	
All Other Spurious		-50		dBc	
Output Load Impedance		20-j1.6		Ω	Present to part
Gain Control Voltage		0 to V _{CC}		V	
Gain Control Slope		20		dB/V	
Gain		0 to 28		dB	
Power Supply					
Power Supply Voltage		3.6		V	
Power Supply Current		145		mA	V _{CC} =3.6V, V _{APC} =3.6V, P _{IN} =-3dBm, V _{PD} =3.6V
Idle Current		35	65	mA	V _{PD} =3.6V, V _{APC} =3.6V, RF P _{IN} ≤ -30dBm
Power Down Current					
I(PD)		2.8	10	μA	V _{CC} =3.6V, V _{APC} =0V, V _{PD} =0V total I _{CC}
I(PD)		4.5		mA	V _{CC} =3.6V, V _{PD} =3.6V into PD pin
I(PD)		2.25		mA	V _{CC} =3.0V, V _{PD} =3.0V into PD pin

Pin	Function	Description	Interface Schematic
1	GND	Ground connection. For best performance, keep traces physically short and connect immediately to the ground plane.	
2	GND	Ground connection for the driver stage. For best performance, keep traces physically short and connect immediately to the ground plane.	
3	RF IN	RF input. This is a 50Ω input. No external matching is needed. An external DC blocking capacitor is required if this port is connected to a DC path to ground or a DC voltage.	See pin 15.
4	GND	See pin 1.	
5	GND	See pin 1.	
6	VPD	Power down pin. When this pin is 0V, the device will be in power down mode, dissipating minimum DC power. This pin also serves as the V _{CC} supply pin for the bias circuitry. V _{PD} should be at the supply voltage when the part is not in power down mode.	
7	APC	Analog power control. Output power varies as a function of the voltage on this pin. See graph. This pin must be driven through a series resistor with a voltage between 0V and V _{CC} . Series resistor determines dynamic range of power control. See plot "P _{OUT} versus Gain Control versus Gain Control Resistor".	
8	GND	See pin 1.	
9	GND	See pin 1.	
10	GND	See pin 1.	
11	RF OUT	RF output. An external matching network is required to provide the optimum load impedance at this pin.	See pin 15.
12	RF OUT	RF output and power supply for the output stage. Bias voltage for the output stage is provided through this pin. A shunt cap resonating with the bond wire inductance at 2x _f ₀ can also be used at this pin to provide a second harmonic trap.	See pin 15.
13	GND	See pin 1.	
14	GND	See pin 1.	
15	VCC	Power supply for driver stage and interstage matching. This pin forms the shunt inductance needed for proper tuning of the interstage. Refer to the application schematic for the proper configuration. Note: Position and value of the components are important.	
16	GND	See pin 1.	
Pkg Base	GND	Ground connection for the output stage. This pad should be connected to the groundplane by vias directly under the device. A short path is required to obtain optimum performance, as well as provide a good thermal path to the PCB for maximum heat dissipation.	


Application Schematic - 915MHz



Application Schematic - 2.45GHz










Evaluation Board Schematic - 915MHz















RF2172







Evaluation Board Schematic - 2.45GHz











PCB Solder Mask Pattern

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.




Figure 2. PCB Solder Mask (Top View)

Thermal Pad and Via Design

The PCB metal land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.

RF2172