



NIKO-SEM
**N-Channel Logic Level Enhancement
Mode Field Effect Transistor**
P48N02LD
TO-252 (D PAK)
PRODUCT SUMMARY

| $V_{(BR)DSS}$ | $R_{DS(ON)}$ | I_D |
|---------------|--------------|-------|
| 25 | 14mΩ | 52A |



1. GATE
-
2. DRAIN
-
3. SOURCE

ABSOLUTE MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$ Unless Otherwise Noted)

| PARAMETERS/TEST CONDITIONS | SYMBOL | LIMITS | UNITS |
|--|----------------|------------|-------|
| Gate-Source Voltage | V_{GS} | ±20 | V |
| Continuous Drain Current | I_D | 52 | A |
| | | 35 | |
| Pulsed Drain Current ¹ | I_{DM} | 156 | |
| Avalanche Current | I_{AR} | 33 | |
| Avalanche Energy | E_{AS} | 250 | mJ |
| Repetitive Avalanche Energy ² | E_{AR} | 8.6 | |
| Power Dissipation | P_D | 45 | W |
| | | 25 | |
| Operating Junction & Storage Temperature Range | T_j, T_{stg} | -55 to 150 | °C |
| Lead Temperature (1/16" from case for 10 sec.) | T_L | 275 | |

THERMAL RESISTANCE RATINGS

| THERMAL RESISTANCE | SYMBOL | TYPICAL | MAXIMUM | UNITS |
|---------------------|-----------------|---------|---------|--------|
| Junction-to-Case | $R_{\theta JC}$ | | 2.5 | |
| Junction-to-Ambient | $R_{\theta JA}$ | | 65 | °C / W |
| Case-to-Heatsink | $R_{\theta CS}$ | 0.7 | | |

¹Pulse width limited by maximum junction temperature.²Duty cycle ≤ 1%**ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, Unless Otherwise Noted)**

| PARAMETER | SYMBOL | TEST CONDITIONS | LIMITS | | | UNIT |
|---------------------------------|---------------------|--|--------|-----|------|---------------|
| | | | MIN | TYP | MAX | |
| STATIC | | | | | | |
| Drain-Source Breakdown Voltage | $V_{(BR)DSS}$ | $V_{GS} = 0V, I_D = 250\mu\text{A}$ | 25 | | | V |
| Gate Threshold Voltage | $V_{GS(\text{th})}$ | $V_{DS} = V_{GS}, I_D = 250\mu\text{A}$ | 1 | 1.6 | 3 | |
| Gate-Body Leakage | I_{GSS} | $V_{DS} = 0V, V_{GS} = \pm 20V$ | | | ±250 | nA |
| Zero Gate Voltage Drain Current | I_{DSS} | $V_{DS} = 20V, V_{GS} = 0V$ | | | 25 | μA |
| | | $V_{DS} = 20V, V_{GS} = 0V, T_C = 125^\circ\text{C}$ | | | 250 | |

NIKO-SEM
**N-Channel Logic Level Enhancement
Mode Field Effect Transistor**
P48N02LD
TO-252 (D PAK)

| | | | | | | |
|---|---------------------|--|----|----|----|----|
| On-State Drain Current ¹ | I _{D(ON)} | V _{DS} = 10V, V _{GS} = 10V | 60 | | | A |
| Drain-Source On-State Resistance ¹ | R _{DS(ON)} | V _{GS} = 4.5V, I _D = 21A | | 16 | 20 | mΩ |
| | | V _{GS} = 10V, I _D = 26A | | 11 | 14 | |
| Forward Transconductance ¹ | g _f | V _{DS} = 10V, I _D = 26A | | 32 | | S |

DYNAMIC

| | | | | | | |
|----------------------------------|---------------------|---|--|------|------|----|
| Input Capacitance | C _{iss} | V _{GS} = 0V, V _{DS} = 15V, f = 1MHz | | 1200 | 1800 | pF |
| Output Capacitance | C _{oss} | | | 600 | 1000 | |
| Reverse Transfer Capacitance | C _{rss} | | | 350 | 500 | |
| Total Gate Charge ² | Q _g | V _{DS} = 10V, V _{GS} = 10V, I _D = 52A | | 35 | 60 | nC |
| Gate-Source Charge ² | Q _{gs} | | | 8 | | |
| Gate-Drain Charge ² | Q _{gd} | | | 5 | | |
| Turn-On Delay Time ² | t _{d(on)} | | | 6 | 16 | |
| Rise Time ² | t _r | V _{DS} = 15V, R _L = 1Ω I _D ≈ 52A, V _{GS} = 10V, R _{GEN} = 24Ω | | 120 | 250 | nS |
| Turn-Off Delay Time ² | t _{d(off)} | | | 40 | 90 | |
| Fall Time ² | t _f | | | 105 | 200 | |

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_C = 25 °C)

| | | | | | | |
|-------------------------------|----------------------|---|--|-------|-----|---|
| Continuous Current | I _S | I _S = 26A, V _{GS} = 0V | | 52 | A | |
| Pulsed Current ³ | I _{SM} | | | 156 | | |
| Forward Voltage ¹ | V _{SD} | I _F = I _S , dI _F /dt = 100A / μS | | 0.9 | 1.3 | V |
| Reverse Recovery Time | t _{rr} | | | 70 | | |
| Peak Reverse Recovery Current | I _{RM(REC)} | | | 200 | | |
| Reverse Recovery Charge | Q _{rr} | | | 0.043 | | |

¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.²Independent of operating temperature.³Pulse width limited by maximum junction temperature.**REMARK: THE PRODUCT MARKED WITH “P48N02LD”, DATE CODE or LOT #**

NIKO-SEM

N-Channel Logic Level Enhancement Mode Field Effect Transistor

P48N02LD
TO-252 (D PAK)

TO-252 (DPAK) MECHANICAL DATA

| Dimension | mm | | | Dimension | mm | | |
|-----------|------|------|------|-----------|------|------|------|
| | Min. | Typ. | Max. | | Min. | Typ. | Max. |
| A | 9.35 | | 10.1 | H | | 0.8 | |
| B | 2.2 | | 2.4 | I | 6.4 | | 6.6 |
| C | 0.48 | | 0.6 | J | 5.2 | | 5.4 |
| D | 0.89 | | 1.5 | K | 0.6 | | 1 |
| E | 0.45 | | 0.6 | L | 0.64 | | 0.9 |
| F | 0.03 | | 0.23 | M | 4.4 | | 4.6 |
| G | 6 | | 6.2 | N | | | |

