## LV8041FN - Seven-Channel Motor Driver IC for Digital Cameras

## Overview

The LV8041FN is a digital camera motor driver IC that integrates seven driver channels on a single chip.

## Features

- Two PWM current control microstepping drive stepping motor driver channels
- One constant current forward/reverse motor driver
- Two PWM drive forward/reverse motor driver channels (one channel of which can be switched to function as a microstepping drive stepping motor driver)
- Stepping motor drivers 1 and 2 support 2-phase, 1-2 phase, 2W1-2 phase, and 4W1-2 phase drive.
- Stepping motor driver 3 operates in fixed 2W1-2 phase drive mode.
- Microstepping drive step advance can be controlled with a single clock input (stepping motor drivers 1,2 , and 3 )
- The constant current control chopping frequency can be adjusted with an external resistor (stepping motor drivers 1,2 , and 3)
- Phase detection monitor pins provided (stepping motor drivers 1,2 , and 3 )
- The states of all of the drivers can be set up and controlled over an 8-bit serial data interface.


## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :--- | :--- | :---: | :---: |
| Supply voltage 1 | Vmmax |  | 6 | V |
| Supply voltage 2 | $\mathrm{V}_{\mathrm{CC}}$ max |  | 6 | V |
| Peak output current | IOpeak | 1ch/2ch/3ch/4ch/5ch/6ch/7ch | 600 | mA |
| Continuous output current | IOmax | $1 \mathrm{ch} / 2 \mathrm{ch} / 3 \mathrm{ch} / 4 \mathrm{ch} / 5 \mathrm{ch} / 6 \mathrm{ch} / 7 \mathrm{ch}$ | 400 | mA |
| Allowable power dissipation | Pd max1 | Independent IC | 0.35 | W |
|  | Pd max2 | Mounted on a $30 \times 50 \times 0.8 \mathrm{~mm}$ glass epoxy PCB | W |  |
| Operating temperature | Topr |  | 2.2 | W |
| Storage temperature | Tstg |  | -20 to +85 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :--- | :---: | :---: |
| Supply voltage range 1 | VM |  | 2 to 5.5 | V |
| Supply voltage range 2 | $\mathrm{V}_{\mathrm{CC}}$ |  | 2.7 to 5.5 | V |
| Logic input voltage | $\mathrm{V}_{\mathrm{IN}}$ |  | 0 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| Chopping frequency | fchop | 1ch, 2ch, 3ch, 4ch, 5ch, 6ch | 50 to 200 | KHz |
| Clock frequency | fCLK | CLK12, CLK34, CLK56 | Up to 64 | KHz |
| PWM frequency | fPWM | PWM5, PWM6 | Up to 100 | KHz |

Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.


## LV8041FN

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VM}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$

| Parameter |  | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min |  | typ | max |  |
| Standby mode current drain |  |  | Istn | ST = low |  |  | 1 | $\mu \mathrm{A}$ |
| Current drain |  | IM | ST =high <br> PWM5 = PWM6 = IN72 = high, No load |  | 50 | 100 | $\mu \mathrm{A}$ |
|  |  | Icc | $\mathrm{ST}=$ high <br> PWM5 = PWM6 = IN72 =high, No load | 3.5 | 4.5 | 5.5 | mA |
| $\mathrm{V}_{\text {CC }}$ low-voltage cutoff voltage |  | VthV ${ }_{\text {CC }}$ |  | 2.1 | 2.35 | 2.6 | V |
| Low-voltage sensing hysteresis |  | VthHIS |  | 100 | 150 | 200 | mV |
| VG reference voltage |  | VGL |  | 4.5 | 4.7 | 5.0 | V |
| Charge pump step-up voltage |  | VGH |  | 8.5 | 9 | 9.5 | V |
| Charge pump startup time |  | tONG | $\mathrm{C}(\mathrm{VGH})=0.1 \mu \mathrm{~F}$ |  | 0.1 | 0.2 | ms |
| Charge pump oscillator frequency |  | Fchg | $\mathrm{R}=20 \mathrm{k} \Omega$ | 100 | 125 | 150 | kHz |
| Thermal shutdown temperature |  | TSD | Design guarantee value | 150 | 160 | 170 | ${ }^{\circ} \mathrm{C}$ |
| Thermal shutdown hysteresis |  | $\triangle T S D$ | Design guarantee value | 5 | 10 | 20 | ${ }^{\circ} \mathrm{C}$ |
| Stepping Motor Drivers (Channels 1, 2, 3, and 4) |  |  |  |  |  |  |  |
| Output on-resistance |  | Ronu | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=400 \mathrm{~mA},$ <br> Upper side on-resistance |  | 0.45 | 0.55 | $\Omega$ |
|  |  | Rond | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=400 \mathrm{~mA},$ <br> Lower side on-resistance |  | 0.45 | 0.55 | $\Omega$ |
| Output leakage current |  | Ioleak |  |  | 1 | 50 | $\mu \mathrm{A}$ |
| Diode forward voltage |  | VD1 | $\mathrm{ID}=-400 \mathrm{~mA}$ | 0.6 | 0.9 | 1.2 | $\checkmark$ |
| Logic pin input current |  | $\mathrm{I}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ (ST, CLK12, CLK34) |  |  | 1.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{lin}^{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ (ST, CLK12, CLK34) |  | 50 | 70 | $\mu \mathrm{A}$ |
| Logic high-level input voltage |  | $\mathrm{V}_{\text {IN }} \mathrm{H}$ | ST, CLK12, CLK34 | 3.5 |  |  | V |
| Logic low-level input voltage |  | $\mathrm{V}_{\text {IN }} \mathrm{L}$ | ST, CLK12, CLK34 |  |  | 1.5 | V |
| Current selection reference voltage levels | 4W1-2 phase drive |  | Step 16 (Initial state, channel 1 comparator level) | 0.188 | 0.2 | 0.218 | V |
|  |  |  | Step 15 (Initial state +1) | 0.188 | 0.2 | 0.218 | V |
|  |  |  | Step 14 (Initial state +2 ) | 0.188 | 0.2 | 0.218 | V |
|  |  |  | Step 13 (Initial state +3 ) | 0.177 | 0.192 | 0.207 | V |
|  |  |  | Step 12 (Initial state +4 ) | 0.170 | 0.185 | 0.200 | V |
|  |  |  | Step 11 (Initial state +5 ) | 0.163 | 0.178 | 0.193 | V |
|  |  |  | Step 10 (Initial state +6 ) | 0.156 | 0.171 | 0.186 | V |
|  |  |  | Step 9 (Initial state +7 ) | 0.148 | 0.163 | 0.178 | V |
|  |  |  | Step 8 (Initial state +8 ) | 0.133 | 0.148 | 0.163 | V |
|  |  |  | Step 7 (Initial state +9 ) | 0.117 | 0.132 | 0.147 | V |
|  |  |  | Step 6 (Initial state +10 ) | 0.100 | 0.115 | 0.130 | V |
|  |  |  | Step 5 (Initial state +11 ) | 0.083 | 0.098 | 0.113 | V |
|  |  |  | Step 4 (Initial state +12) | 0.065 | 0.080 | 0.095 | V |
|  |  |  | Step 3 (Initial state +13 ) | 0.050 | 0.062 | 0.077 | V |
|  |  |  | Step 2 (Initial state +14 ) | 0.030 | 0.043 | 0.058 | V |
|  |  |  | Step 1 (Initial state +15) | 0.010 | 0.023 | 0.038 | V |
|  | 2W1-2 phase drive |  | Step 16 (Initial state, channel 1 comparator level) | 0.188 | 0.2 | 0.218 | V |
|  |  |  | Step 14 (Initial +1) | 0.188 | 0.2 | 0.218 | V |
|  |  |  | Step 12 (Initial +2) | 0.170 | 0.185 | 0.200 | V |
|  |  |  | Step 10 (Initial +3) | 0.156 | 0.171 | 0.186 | V |
|  |  |  | Step 8 (Initial +4 ) | 0.133 | 0.148 | 0.163 | V |
|  |  |  | Step 6 (Initial +5 ) | 0.100 | 0.115 | 0.130 | V |
|  |  |  | Step 4 (Initial +6 ) | 0.065 | 0.080 | 0.095 | V |
|  |  |  | Step 2 (Initial +7) | 0.030 | 0.043 | 0.058 | V |
|  | 1-2 phase drive |  | Step 16 (Initial state, channel 1 comparator level) | 0.188 | 0.2 | 0.218 | V |
|  |  |  | Step 8 (Initial state + 1) | 0.133 | 0.148 | 0.163 | V |
|  | 2-phase drive |  | Step 8 | 0.188 | 0.2 | 0.218 | V |
| Chopping frequency |  | Fchop | $\mathrm{R}=20 \mathrm{k} \Omega$ | 100 | 125 | 150 | kHz |
| Monitor pin (MO pin) output voltage |  | VMOH | $\mathrm{IMO}=-50 \mu \mathrm{~A}, \mathrm{VM}=5 \mathrm{~V}$ | 4.5 | 4.9 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | VMOL | $\mathrm{IMO}=50 \mu \mathrm{~A}$ | 0 | 0.1 | 0.5 | V |

LV8041FN
Continued from preceding page.

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H Bridge Drivers (Channels 5 and 6) |  |  |  |  |  |  |
| Output on-resistance | Ronu | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=400 \mathrm{~mA},$ <br> Upper side on-resistance |  | 0.45 | 0.55 | $\Omega$ |
|  | Rond | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=400 \mathrm{~mA},$ <br> Lower side on-resistance |  | 0.45 | 0.55 | $\Omega$ |
| Output leakage current | Ioleak |  |  | 1 | 50 | $\mu \mathrm{A}$ |
| Diode forward voltage 1 | VD1 | $\mathrm{ID}=-400 \mathrm{~mA}$ | 0.6 | 0.9 | 1.2 | V |
| Logic pin input current | $\mathrm{l}_{1 \times} \mathrm{L}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ (PWM5, PWM6) |  |  | 1.0 | $\mu \mathrm{A}$ |
|  | $\mathrm{l}_{1} \mathrm{H}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ (PWM5, PWM6) |  | 50 | 70 | $\mu \mathrm{A}$ |
| Logic high-level input voltage | $\mathrm{V}_{1 \times} \mathrm{H}$ | PWM5, PWM6 | 3.5 |  |  | V |
| Logic low-level input voltage | $\mathrm{V}_{\text {IN }} \mathrm{L}$ | PWM5, PWM6 |  |  | 1.5 | V |
| Current selection reference levels when microstepping is selected |  | Step 16 (Initial state, channel 5 comparator level) | 0.188 | 0.2 | 0.218 | V |
|  |  | Step 14 (Initial state +1 ) | 0.188 | 0.2 | 0.218 | V |
|  |  | Step 12 (Initial state +2) | 0.170 | 0.185 | 0.200 | V |
|  |  | Step 10 (Initial state +3) | 0.156 | 0.171 | 0.186 | V |
|  |  | Step 8 (Initial state +4) | 0.133 | 0.148 | 0.163 | V |
|  |  | Step 6 (Initial state +5) | 0.100 | 0.115 | 0.130 | V |
|  |  | Step 4 (Initial state +6) | 0.065 | 0.080 | 0.095 | V |
|  |  | Step 2 (Initial state +7) | 0.030 | 0.043 | 0.058 | V |
| Monitor pin (MO56 pin) output voltage | VMOH | $\mathrm{IMO}=-50 \mu \mathrm{~A}, \mathrm{VM}=5 \mathrm{~V}$ | 4.5 | 4.9 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  | VMOL | $\mathrm{IMO}=50 \mu \mathrm{~A}$ | 0 | 0.1 | 0.5 | V |
| Current control reference voltage | VSEN1 | $(\mathrm{D} 7, \mathrm{D} 6)=(0,0)$ | 0.188 | 0.2 | 0.218 | V |
|  | VSEN2 | $(\mathrm{D7}, \mathrm{D} 6)=(0,1)$ | 0.119 | 0.134 | 0.149 | V |
|  | VSEN3 | $(\mathrm{D} 7, \mathrm{D} 6)=(1,0)$ | 0.085 | 0.1 | 0.115 | V |
|  | VSEN4 | $(\mathrm{D} 7, \mathrm{D} 6)=(1,1)$ | 0.051 | 0.066 | 0.081 | V |

Constant Current Forward/Reverse Motor Driver (Channel 7)

| Output on-resistance | Ronu | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=400 \mathrm{~mA},$ <br> Upper side on-resistance |  | 0.5 | 0.6 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Rond | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=400 \mathrm{~mA},$ <br> Lower side on-resistance |  | 0.5 | 0.6 | $\Omega$ |
| Output leakage current | Ioleak |  |  | 1 | 50 | $\mu \mathrm{A}$ |
| Diode forward voltage 1 | VD1 | $\mathrm{ID}=-400 \mathrm{~mA}$ | 0.6 | 0.9 | 1.2 | V |
| Logic pin input current | $\mathrm{I}_{1 \times} \mathrm{L}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ (IN71, IN72) |  |  | 1.0 | $\mu \mathrm{A}$ |
|  | $\mathrm{l}_{1 \mathrm{~N}} \mathrm{H}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ (IN71, IN72) |  | 50 | 70 | $\mu \mathrm{A}$ |
| Logic high-level input voltage | $\mathrm{V}_{\text {IN }} \mathrm{H}$ | IN71, IN72 | 3.5 |  |  | V |
| Logic low-level input voltage | $\mathrm{V}_{\text {IN }} \mathrm{L}$ | IN71, IN72 |  |  | 1.5 | V |
| Constant current output | lout | $\begin{aligned} & \text { Rload }=3 \Omega, \mathrm{RF}=0.5 \Omega, \\ & \mathrm{LIM} 7=0.2 \mathrm{~V} \end{aligned}$ | 384 | 400 | 416 | mA |
| VREF7 output voltage | VREF7 |  | 0.19 | 0.2 | 0.21 | V |
| LIM7 input current | ILIM7 | LIM7 $=0 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| FC7 Rapid charge current | Irafc7 |  | 500 | 670 | 850 | $\mu \mathrm{A}$ |
| FC7 steady-state charge current | Ichfc7 |  | 5 | 10 | 15 | $\mu \mathrm{A}$ |
| FC7 steady-state discharge current | Idisfc7 |  | 5 | 10 | 15 | $\mu \mathrm{A}$ |
| Serial Data Transfer Pins |  |  |  |  |  |  |
| Logic pin input current | $\mathrm{I}_{1} \mathrm{~L}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ (SCLK, DATA, STB) |  |  | 1.0 | $\mu \mathrm{A}$ |
|  | $\mathrm{l}_{1 \mathrm{~N}} \mathrm{H}$ | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ (SCLK, DATA, STB) |  | 50 | 70 | $\mu \mathrm{A}$ |
| Logic high-level input voltage | $\mathrm{V}_{\text {IN }} \mathrm{H}$ | SCLK, DATA, STB | 3.5 |  |  | V |
| Logic low-level input voltage | $\mathrm{V}_{\text {INL }} \mathrm{L}$ | SCLK, DATA, STB |  |  | 1.5 | V |
| Minimum SCLK high-level pulse width | Tsch |  | 0.125 |  |  | $\mu \mathrm{s}$ |
| Minimum SCLK low-level pulse width | Tscl |  | 0.125 |  |  | $\mu \mathrm{s}$ |
| Stipulated STB time | Tlat |  | 0.125 |  |  | $\mu \mathrm{s}$ |
| Minimum STB pulse width | Tlatw |  | 0.125 |  |  | $\mu \mathrm{s}$ |
| Data setup time | Tds |  | 0.125 |  |  | $\mu \mathrm{s}$ |
| Data hold time | Tdh |  | 0.125 |  |  | $\mu \mathrm{s}$ |
| Maximum CLK frequency | Fclk |  |  |  | 4 | MHz |



## Package Dimensions

unit: mm
3305



Pin Assignment


## Block Diagram



LV8041FN
Pin Functions

| Pin No. | Symbol | Pin description |
| :---: | :---: | :---: |
| 4 | VM12 | STP 1: Motor power supply |
| 1 | OUT1A | STP 1: Channel 1 OUTA output |
| 3 | OUT1B | STP 1: Channel 1 OUTB output |
| 2 | SEN1 | STP 1: Channel 1 current sensing resistor connection |
| 5 | OUT2A | STP 1: Channel 2 OUTA output |
| 7 | OUT2B | STP 1: Channel 2 OUTB output |
| 6 | SEN2 | STP 1: Channel 2 current sensing resistor connection |
| 52 | PGND12 | STP 1: Power system ground |
| 51 | CLK12 | STP 1: Clock signal input |
| 50 | MO12 | STP 1: Phase detector monitor |
| 22 | SCLK | Serial data transfer clock input |
| 20 | DATA | Serial data input |
| 21 | STB | Serial data latch pulse input |
| 24 | R | Oscillator frequency setting resistor connection |
| 11 | VM34 | STP 2: Motor power supply |
| 8 | OUT3A | STP 2: Channel 3 OUTA output |
| 10 | OUT3B | STP 2: Channel 3 OUTB output |
| 9 | SEN3 | STP 2: Channel 3 current sensing resistor connection |
| 12 | OUT4A | STP 2: Channel 4 OUTA output |
| 15 | OUT4B | STP 2: Channel 4 OUTB output |
| 13 | SEN4 | STP 2: Channel 4 current sensing resistor connection |
| 14 | PGND34 | STP 2: Power system ground |
| 16 | CLK34 | STP 2: Clock signal input |
| 17 | MO34 | STP 2: Phase detector monitor |
| 30 | VM56 | PWM: Channels 5 and 6 motor power supply |
| 27 | OUT5A | PWM: Channel 5 OUTA output STP 3: Channel 5 OUTA output |
| 29 | OUT5B | PWM: Channel 5 OUTB output <br> STP 3: Channel 5 OUTB output |
| 28 | SEN5 | STP 3: Channel 5 current sensing resistor connection |
| 25 | PWM5/CLK56 | PWM: Channel 5 PWM signal input STP 3: Clock signal input |
| 31 | OUT6A | PWM: Channel 6 OUTA output STP 3: Channel 6 OUTA output |
| 33 | OUT6B | PWM: Channel 6 OUTB output <br> STP 3: Channel 6 OUTB output |
| 32 | SEN6 | STP 3: Channel 6 current sensing resistor connection |
| 26 | PWM6/MO56 | PWM: Channel 6 PWM signal input STP 3: Phase detector monitor |
| 38 | VM7 | Constant current drive: Channel 7 motor power supply |
| 45 | FC7 | Constant current drive: Channel 7 phase compensation capacitor connection |
| 36 | SEN7 | Constant current drive: Channel 7 current sensing resistor connection |
| 35 | OUT7A | Constant current drive: Channel 7 OUTA output |
| 37 | OUT7B | Constant current drive: Channel 7 OUTB output |
| 48 | IN71 | Constant current drive: Channel 7 logic input 1 |
| 49 | IN72 | Constant current drive: Channel 7 logic input 2 |
| 34 | PGND7 | Constant current drive: Channel 7 power system ground |
| 47 | VREF7 | Constant current drive: Channel 7 current control reference voltage output |
| 46 | LIM7 | Constant current drive: Channel 7 constant current setting |
| 39 | CPL1 | Charge pump capacitor connection |
| 40 | CPL2 | Charge pump capacitor connection |
| 42 | CPH1 | Charge pump capacitor connection |
| 43 | CPH2 | Charge pump capacitor connection |
| 41 | VGL | Lower side DMOS gate voltage capacitor connection |
| 44 | VGH | Upper side DMOS gate voltage capacitor connection |
| 18 | ST | Chip enable |
| 23 | $\mathrm{V}_{\mathrm{CC}}$ | Logic system power supply |
| 19 | GND | Signal system ground |

## LV8041FN

## Serial Data Input Specifications

- Register (D1, D0): Data transfer target register selection

| D1 | D0 | Mode |
| :---: | :---: | :--- |
| 0 | 0 | Monitor/channels 5 and 6 drive mode settings |
| 0 | 1 | STP1 settings |
| 1 | 0 | STP2 settings |
| 1 | 1 | PWM/STP3 settings |

The D1 and D0 bits in the serial data select the register used to set the motor driver state as shown above.

- Monitor/channel 5 and 6 drive mode settings

| Register No. | Data | Symbol | Functions |
| :---: | :---: | :--- | :--- |
| D0 | 0 | RG_SELECT1 | Register selection 1 |
| D1 | 0 | RG_SELECT2 | Register selection 2 |
| D2 | 1 or 0 | MO_SELECT1 | MO12 output selection 1 |
| D3 | 1 or 0 | MO_SELECT2 | MO12 output selection 2 |
| D4 | 1 or 0 | MO12_MD | MO12 output mode setting |
| D5 | 1 or 0 | MO34_MD | MO34 output mode setting |
| D6 | 1 or 0 | MO56_MD | MO56 output mode setting |
| D7 | 1 or 0 | PWM/MICRO | Channel 5 and 6 drive mode setting |

- STP1 Settings

| Register No. | Data | Symbol | Functions | Channel |
| :---: | :---: | :--- | :--- | :---: |
| D0 | 1 | RG_SELECT1 | Register selection 1 |  |
| D1 | 0 | RG_SELECT2 | Register selection 2 |  |
| D2 | 1 or 0 | F/R1 | Forward/reverse setting |  |
| D3 | 1 or 0 | MS11 | Microstep selection 1 | 1ch, 2ch |
| D4 | 1 or 0 | MS12 | Microstep selection 2 |  |
| D5 | 1 or 0 | HOLD1 | Step/hold setting |  |
| D6 | 1 or 0 | RESET1 | Logic reset |  |
| D7 | 1 or 0 | OUT ENABLE1 | Output enable |  |

- STP2 Settings

| Register No. | Data | Symbol | Functions | Channel |
| :---: | :---: | :--- | :--- | :---: |
| D0 | 0 | RG_SELECT1 | Register selection 1 |  |
| D1 | 1 | RG_SELECT2 | Register selection 2 |  |
| D2 | 1 or 0 | F/R2 | Forward/reverse setting |  |
| D3 | 1 or 0 | MS21 | Microstep selection 1 | 3ch, 4ch |
| D4 | 1 or 0 | MS22 | Microstep selection 2 |  |
| D5 | 1 or 0 | HOLD2 | Step/hold setting |  |
| D6 | 1 or 0 | RESET2 | Logic reset |  |
| D7 | 1 or 0 | OUT ENABLE2 | Output enable |  |

- Channel 5 and 6 Driver Settings

| Register No. | Data | Symbol |  | Functions |  | Channel |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Channel 5 and 6 drive mode setting register D7 |  | PWM mode | STP3 mode |  |  |
|  |  | "0" | "1" |  |  |  |  |
| D0 | 1 | RG_SELECT1 |  | Register selection 1 |  |  |  |
| D1 | 1 | RG_SELECT2 |  | Register selection 2 |  |  |  |
| D2 | 1 or 0 | F/R5 | F/R3 | Forward/reverse setting | Forward/reverse setting | 5ch PWM | 5ch/6ch STP |
| D3 | 1 or 0 | DECAY5 | HOLD3 | Current attenuation mode setting | Step/hold setting |  |  |
| D4 | 1 or 0 | F/R6 | RESET3 | Forward/reverse setting | Logic reset | 6ch <br> PWM |  |
| D5 | 1 or 0 | DECAY6 | OUT ENABLE3 | Current attenuation mode setting | Output enable |  |  |
| D6 | 1 or 0 | VSEN1 |  | Current control reference voltage selection 1 |  | 5ch/6ch STP |  |
| D7 | 1 or 0 | VSEN2 |  | Current control reference voltage selection 2 |  |  |  |  |

## Serial Data Input Settings



Data is input in order from data bit 0 to data bit 7. The data is transferred on the clock signal rising edge and after all the data has been transferred, it is latched on the rising edge of the STB signal.

- Timing with which the serial data is reflected in the output

Type 1: For the forward/reverse (FR) and drive mode (MS) settings in STP setting mode, after the data is latched, after the clock falling edge is detected, the new settings are reflected in the output on the next rising edge on the clock signal.
Type 2: For the reset and output enable settings, after the data is latched, the new settings are reflected in the output on the next rising edge on the clock signal.

Type 3: For settings other than those listed above, the new settings are reflected in the output at the same time as the data is latched with the STB signal.

CLK


## LV8041FN

Stepping Motor Drivers (STP1 (channels 1 and 2) and STP2 (channels 3 and 4))
Clock Function (STP1 (Items in parentheses refer to STP2))

| Input |  | Operating mode | Charge pump circuit |
| :---: | :---: | :---: | :---: |
| ST | CLK12 (CLK34) |  |  |
| Low | $*$ | Drive step operate | Operating |
| High |  | Drive step hold |  |
| High |  |  |  |

STP State Setting Serial Data Truth Table: Six bits (STP1/STP2 settings register)

| $\mathrm{D} 7(\mathrm{OE})$ | D 6 (RES) | $\mathrm{D} 5(\mathrm{HOLD})$ | $\mathrm{D} 4(\mathrm{MS} 2)$ | $\mathrm{D} 3(\mathrm{MS} 1)$ | $\mathrm{D} 2(\mathrm{~F} / \mathrm{R})$ | Operating mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $*$ | $*$ | $*$ | $*$ | $*$ | 0 | Clockwise (forward) |
| $*$ | $*$ | $*$ | $*$ | $*$ | 1 | Counterclockwise (reverse) |
| $*$ | $*$ | $*$ | 0 | 0 | $*$ | 2-phase drive |
| $*$ | $*$ | $*$ | 0 | 1 | $*$ | $1-2$ phase drive |
| $*$ | $*$ | $*$ | 1 | 0 | $*$ | 2 W1-2 phase drive |
| $*$ | $*$ | $*$ | 1 | 1 | $*$ | 4 W1-2 phase drive |
| $*$ | $*$ | 0 | $*$ | $*$ | $*$ | Step/hold clear |
| $*$ | $*$ | 1 | $*$ | $*$ | $*$ | Step/hold |
| $*$ | 0 | $*$ | $*$ | $*$ | $*$ | Counter reset (Drive returns to the initial position) |
| $*$ | 1 | $*$ | $*$ | $*$ | $*$ | Counter reset clear |
| 0 | $*$ | $*$ | $*$ | $*$ | $*$ | Outputs set to the high-impedance state |
| 1 | $*$ | $*$ | $*$ | $*$ | $*$ | Outputs set to the operating state |

Note *: Don't Care

Initial Drive Position

| Drive mode | 1ch (3ch) | 2ch (4ch) |
| :---: | :---: | :---: |
| 2-phase | $100 \%$ | $-100 \%$ |
| 1-2 phase | $100 \%$ | $0 \%$ |
| 2W1-2 phase | $100 \%$ | $0 \%$ |
| 4W1-2 | $100 \%$ | $0 \%$ |

## Procedure for Calculating the Set Current

IOUT $=($ reference voltage $\times$ set current ratio)/(sense resistor (SEN) value)
Since the reference voltage is 0.2 V , the following output current flows when the set current ratio is $100 \%$ and the sense resistor is $1 \Omega$.

$$
\begin{aligned}
& \text { IOUT }=0.2 \mathrm{~V} \times 100 \% / 1 \Omega \\
& =200 \mathrm{~mA}
\end{aligned}
$$

Vary the value of the sense resistor (SEN) to vary the output current.

Output Current Vector Locus (One step is normalized to $9 \mathbf{0}^{\circ}$ )


Set Current Ratios in the Various Drive Modes

|  | 4W1-2 phase (\%) |  | 2W1-2 phase (\%) |  | 1-2 phase (\%) |  | 2 phase (\%) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1ch(3ch) | 2ch(4ch) | 1ch(3ch) | 2ch(4ch) | 1ch(3ch) | 2ch(4ch) | 1ch(3ch) | 2ch(4ch) |
| $\theta 0$ | 0 | 100 | 0 | 100 | 0 | 100 |  |  |
| $\theta 1$ | 8.69 | 100 |  |  |  |  |  | 7 |
| $\theta 2$ | 17.39 | 100 | 17.39 | 100 |  | $7$ |  |  |
| $\theta 3$ | 26.08 | 95.65 |  |  |  | $7$ |  |  |
| $\theta 4$ | 34.78 | 91.3 | 34.78 | 91.3 |  |  |  |  |
| $\theta 5$ | 43.48 | 86.95 |  |  | $7$ |  | 7 |  |
| $\theta 6$ | 52.17 | 82.61 | 52.17 | 82.61 |  |  |  |  |
| $\theta 7$ | 60.87 | 78.26 |  |  |  |  |  |  |
| $\theta 8$ | 69.56 | 69.56 | 69.56 | 69.56 | 69.56 | 69.56 | 100 | 100 |
| $\theta 9$ | 78.26 | 60.87 |  |  |  |  |  |  |
| $\theta 10$ | 82.61 | 52.17 | 82.61 | 52.17 |  | $7$ |  |  |
| $\theta 11$ | 86.95 | 43.48 |  |  |  |  |  | $7$ |
| $\theta 12$ | 91.3 | 34.78 | 91.3 | 34.78 |  |  |  |  |
| $\theta 13$ | 95.65 | 26.08 |  |  | $1$ |  |  |  |
| $\theta 14$ | 100 | 17.39 | 100 | 17.39 |  |  |  |  |
| $\theta 15$ | 100 | 8.69 |  |  |  |  | $7$ |  |
| $\theta 16$ | 100 | 0 | 100 | 0 | 100 | 0 |  |  |

2-Phase Drive (D4 = 0, D3 = 0, D2 = 0: clockwise mode)


1-2 Phase Drive (D4 = 0, D3 = 1, D2 = 0: clockwise mode)


2W1-2 Phase Drive (D4 = 1, D3 = 0, D2 = 0: clockwise mode)


4W1-2 Phase Drive (D4 = 1, D3 = 1, D2 = 0: clockwise mode)


Set Current Step Switching (CLK pin), Forward/Reverse Switching (D2 (F/R)) Basic Operation


The IC internal D/A converter advances by one bit on the rising edge of each input clock pulse.
The clockwise/counterclockwise direction mode is switched by the $\mathrm{D} 2(\mathrm{~F} / \mathrm{R})$ data bit, and the direction in which the position number advances is changed by switching this mode.
In clockwise mode, the channel 2 current phase is delayed by $90^{\circ}$ as seen from the channel 1 current. In counterclockwise mode, the channel 2 current phase leads by $90^{\circ}$ as seen from the channel 1 current.

## Output Enable (D7) and Reset (D6) Operational Description



When OE (D7) is set to 0 , the outputs will be turned off on the next clock rising edge and set to the high-impedance state. However, since the internal logic circuits continue to operate, the position number will advance if the clock signal is input. Therefore, when OE (D7) is returned to 1 , the IC will output levels according to the position number that has been advanced by the clock input.
When RST (D6) is set to 0 , the outputs are set to the initial state at the next clock rising edge, and the MO output goes to the low level. When RST (D6) is set to one after that, the operation starts from the initial state on the next clock input, and the position number begins advancing.

Hold Bit (D5) Operational Description


When the HOLD bit (D5) is set to 1 , the internal clock signal is held at the state of the external clock at that point.
Since the external clock is low at the timing of the step/hold (1) operation in the figure, the internal clock is then held at the low level. Similarly, since the external clock is high at the timing of the step/hold (2) operation in the figure, the internal clock is then held at the high level.
When the HOLD bit (D5) is set to 0 , the internal clock is synchronized with the normal (external) clock.
The outputs retain their states at the time the step/hold operation was input, and after the step/hold is released, they proceed with the timing of the next input clock rising edge.
As long as the IC is in the hold state, the position number will not be advanced even if the external clock signal is input.

## LV8041FN

## Current Control Operation Specifications

- Sine Wave Increasing Direction

- Sine Wave Decreasing Direction

Each current mode operates with the following sequence.


- The IC goes to charge mode during chopping oscillation startup. (A period in which the IC forcibly operates in charge mode exists as $1 / 8$ of a single chopping period regardless of the relationship between the magnitudes of the coil current (ICOIL) and the set current (IREF).)
- During charge mode, the IC compares the coil current (ICOIL) and the set current (IREF).

If the ICOIL $<$ IREF state occurs during charge mode:

- Charge mode continues until ICOIL $\geq$ IREF. After that, the IC switches to slow decay mode and then switches to fast decay mode for the last $1 / 8$ of a single chopping period.
If the ICOIL $<$ IREF state does not occur during charge mode:
- The IC switches to fast decay mode and the coil current is attenuated in fast decay mode until the end of the single chopping period.

The IC repeats the above operation. Normally, in the sine wave increasing direction, the IC operates in slow (+ fast) decay mode, and in the sine wave decreasing direction, the IC operates in fast decay mode until the current is attenuate to the set level, and then the IC operates in slow decay mode.

## LV8041FN

- Setting the Chopping Frequency (fchop)

When this IC performs constant current control, it uses a chopping operation based on a frequency set by an external resistor.
The chopping frequency set by the value of the resistor connected to the R pin (pin 24) is set as shown in the figure below.


We recommend that a frequency in the range 50 kHz to 200 kHz be used.

## Serial Data Truth Table for Monitor Output Settings (Monitor/channel 5 and 6 drive mode settings register)

- MO12 Output Setting: 2 bits

| D3(MO_SELECT2) | D2(MO_SELECT1) | MO12 output state |
| :---: | :---: | :--- |
| 0 | 0 | The STP1 monitor is output |
| 0 | 1 | The STP2 monitor is output |
| 1 | 0 | The STP3 monitor is output (If PWM/MICRO is 1.) |
| 1 | 1 | A fixed high level is output |

The MO12 pin can be set up to output any of the stepping motor driver states shown in the table above with the monitor settings register settings shown in that table.

- Monitor Output Mode Setting: 3 bits

| D6 (MO56_MD) | D5 (MO34_MD) | D4 (MO12_MD) | Monitor output mode state |
| :---: | :---: | :---: | :--- |
| $*$ | $*$ | 0 | A low level is output from MO12 in the STP1 initial state <br> (Only when (D3, D2) $=(0,0)$ ) |
| $*$ | $*$ | 1 | A low level is output from MO12 each STP1 1/4 period <br> (Only when (D3, D2) $=(0,0))$ |
| $*$ | 0 | $*$ | A low level is output from MO34 in the STP2 initial state <br> (When (D3, D2) $=(0,1)$ this is also output from MO12) |
| $*$ | 1 | $*$ | A low level is output from MO34 each STP2 1/4 period <br> (When (D3, D2) $=(0,1)$ this is also output from MO12) |
| 0 | $*$ | $*$ | A low level is output from MO56 in the STP3 initial state <br> (When (D3, D2) $=(1,0)$ this is also output from MO12) |
| 1 | $*$ | $*$ | A low level is output from MO56 each STP3 1/4 period <br> (When (D3, D2) $=(1,0)$ this is also output from MO12) |
| 1 |  |  |  |

Note *: Don't Care

The stepping motor driver monitor outputs can be switched between a mode in which an output is only provided in the initial position and a mode in which an output is provided each $1 / 4$ period by setting the monitor setting register as shown in the table above.

## LV8041FN

## PWM Drive Forward/Reverse Motor Driver (Channels 5 and 6)

Drive Mode Setting Serial Data Truth Table: 1 bit (Monitor/channel 5 and 6 drive mode settings register)

| D7(PWM/MICRO) | Operating mode | Pin functions |  |
| :---: | :---: | :---: | :---: |
|  |  | Pin 25 | Pin 26 |
| Low | PWM: 2 systems | PWM5 | PWM6 |
| High | One microstep drive STP system | CLK56 | MO56 |

The circuit operating mode can be switched between direct PWM drive H bridge drive operation and 2W1-2 phase microstep drive stepping motor drive operation by setting the D 7 bit (PWM/MAICRO) as shown in the table above.

PWM Drive Mode (Channels 5 and 6 drive mode setting register bit D7 = 0)

- Truth Table (Channels 5 and 6 driver settings register)

| Inputs |  |  |  | Outputs |  | Operating mode | Charge pump circuit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ST | PWM5 (PWM6) | $\begin{gathered} \hline \text { D2 } \\ \text { (D4) } \end{gathered}$ | $\begin{gathered} \hline \text { D3 } \\ \text { (D5) } \\ \hline \end{gathered}$ | OUTA | OUTB |  |  |
| Low | * | * | * | OFF | OFF | Standby mode | Stopped |
| High | High | Low | * | High | Low | Clockwise (forward) |  |
| High | High | High | * | Low | High | Counterclockwise (reverse) | Operating |
| High | Low | * | Low | OFF | OFF | Fast decay (output off) | Operaing |
| High | Low | * | High | Low | Low | Slow decay (short-circuit braking) |  |

Note *: Don't care

- Output Stage Transistor Functions

- Forward/Reverse Output Operation Timing Chart (D3 = 0)



## LV8041FN

- Brake Mode Output Operation Timing Chart (D3 = 1)


Microstep Drive Mode (Channels 5 and 6 drive mode setting register bit D7 = 1)
Clock Function (STP3)

| Input |  | Operating mode | Charge pump circuit |
| :---: | :---: | :---: | :---: |
| ST | CLK56 |  |  |
| Low | * | Standby mode | Stopped |
| High | - | Drive step mode | Operating |
| High | $\Sigma$ | Drive step hold |  |

STP State Setting Serial Data Truth Table: 4 bits (Channels 5 and 6 driver settings register)

| D5 (OE3) | D4 (RES3) | D3 (HOLD3) | D2 (F/R3) | Operating mode |
| :---: | :---: | :---: | :---: | :--- |
| $*$ | $*$ | $*$ | 0 | Clockwise (forward) |
| $*$ | $*$ | $*$ | 1 | Counterclockwise (reverse) |
| $*$ | $*$ | 0 | $*$ | Step/hold clear |
| $*$ | $*$ | 1 | $*$ | Step/hold |
| $*$ | 0 | $*$ | $*$ | Counter reset (Drive goes to the initial position) |
| $*$ | 1 | $*$ | $*$ | Counter reset release |
| 0 | $*$ | $*$ | $*$ | Outputs: high impedance |
| 1 | $*$ | $*$ | $*$ | Output operating state |

Note *: Don't Care

Initial Drive Position

| Drive mode | Initial mode |  |
| :---: | :---: | :---: |
|  | 5 ch | 6 ch |
| 2W1-2 phase drive | $100 \%$ | $0 \%$ |

Reference Voltage Setting Serial Data: 2 bits (Channels 5 and 6 driver settings register)

| D7 (VSEN2) | D6 (VSEN1) | Current control reference voltage (when 100\%) |
| :---: | :---: | :---: |
| 0 | 0 | 0.2 V |
| 0 | 1 | 0.134 V |
| 1 | 0 | 0.1 V |
| 1 | 1 | 0.066 V |

## Set Current Calculation

IOUT $=($ reference voltage $\times$ set current ratio)/(sense resistor (SEN) value)
Since the reference voltage can be set to either $0.2,0.134,0.1$, or 0.066 V with the serial data, the output current can be set with either the reference voltage or the value of the sense resistor SEN.

## LV8041FN

## Constant Current Forward/Reverse Motor Driver (Channel 7)

Truth Table

| Inputs |  |  | Outputs |  | Mode | Charge pump circuit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ST | IN71 | IN72 | OUT7A | OUT7B |  |  |
| Low | * | * | OFF | OFF | Standby mode | Stopped |
| High | Low | Low | OFF | OFF | Outputs off |  |
| High | Low | High | High | Low | Forward |  |
| High | High | Low | Low | High | Reverse | Operating |
| High | High | High | Low | Low | Brake |  |

Note *: Don't care


## Set Current Calculation

Iout $=$ LIM7 voltage/SEN7 resistor
Since the LIM7 voltage is an external input, the reference voltage can be set arbitrarily.
The reference voltage can be set to 0.2 V by using the VREF7 pin and shorting it to the LIM7 pin. If a voltage created by resistor dividing the VREF7 voltage is input to LIM7, the reference voltage can be made variable (to voltages under 0.2 V ).

## LV8041FN

## Recommended Application Circuit

The values shown near the various pins are recommended values. See the Allowable Operating Ranges table earlier in this document for numerical values for the input conditions.

Channels 1 and 2: Microstep drive
Channels 3 and 4: Microstep drive
Channels 5 and 6: Described separately
Channel 7: Constant current drive


## Note *1: Use a single point ground for the ground lines if at all possible.

*2: Here, a $1 \Omega$ resistor is attached for each of the SEN pin resistors. This sets an output of 200 mA when the current ratio is $100 \%$.
*3: The LIM7 reference voltage can be provided either as an external voltage or by using VREF7: either voltage dividing VREF7 ( 0.2 V ) or simply shorting LIM7 to VREF7.

## LV8041FN

## Channels 5 and 6 Recommended Circuit

The channels 5 and 6 systems can be switched between microstep drive and PWM drive. Set the mode using the serial data as described earlier in this document.

Application 1 ... Microstep Drive Mode (Fixed 2W1-2 phase drive)


Note $* 4$ : In microstep drive mode, pin 26 functions as a position detection monitor pin.

Application 2 ... PWM Drive Mode (1)


Note $* 5$ : Since the current limiter does not operate in PWM drive mode, the sense resistor is not needed.

## Application (3) PWM Drive Mode (2) (Doubled output capacity)



Note $* 6$ : Short the inputs together.
(Also short the outputs together. Do not short the outputs incorrectly: short OUT5A to OUT6A and short OUT5B to OUT6B.)

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, of otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or

This catalog provides information as of August, 2004. Specifications and information herein are subject to change without notice.

