

ICS84427

CRYSTAL-TO-LVDS

INTEGRATED FREQUENCY SYNTHESIZER/FANOUT BUFFER

GENERAL DESCRIPTION



The ICS84427 is a Crystal-to-LVDS Frequency Synthesizer/Fanout Buffer and a member of the HiPerClockS[™] family of High Performance Clock Solutions from ICS. The output frequency can be programmed using the frequency select pins. The

low phase noise characteristics of the ICS84427 make it an ideal clock source for 10 Gigabit Ethernet, 10 Gigabit Fibre Channel, OC3 and OC12 applications.

FUNCTION TABLE

	Inputs						
F_XTAL	XTAL MR F_SEL2 F_SEL1 F_SEL0		F_SEL0	F_OUT			
Х	1	Х	Х	Х	LOW		
19.44MHz	0	1	0	0	77.76MHz		
19.44MHz	0	1	0	1	155.52MHz		
19.44MHz	0	1	1	0	311.04MHz		
19.44MHz	0	1	1	1	622.08MHz		
25MHz	0	0	0	0	78.125MHz		
25MHz	0	0	0	1	156.25MHz		
25MHz	0	0	1	0	312.5 MHz		
25MHz	0	0	1	1	625MHz		
25.5MHz	0	0	0	1	159.375MHz		

FEATURES


- · Six LVDS outputs
- · Crystal oscillator interface
- Output frequency range: 77.76MHz to 625MHz
- Crystal input frequency: 19.44MHz, 25MHz or 25.5MHz
- RMS phase jitter at 155.52MHz, using a 19.44MHz crystal (12kHz to 20MHz): 3.4ps (typical)

Phase noise:


<u>Offset</u>	Noise Power
100Hz	95 dBc/Hz
1kHz	110 dBc/Hz
10kHz	120 dBc/Hz
100kHz	121 dBc/Hz

- 3.3V supply voltage
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request
- Available in both standard and lead-free RoHS-compliant packages

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS84427

24-Lead, 300-MIL SOIC 7.5mm x 15.33mm x 2.3mm body package **M Package** Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



CRYSTAL-TO-LVDS INTEGRATED FREQUENCY SYNTHESIZER/FANOUT BUFFER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 2	Q0, nQ0	Output		Differential output pair. LVDS interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. LVDS interface levels.
5, 6	Q2, nQ2	Output		Differential output pair. LVDS interface levels.
7, 8	Q3, nQ3	Output		Differential output pair. LVDS interface levels.
9, 10	Q4, nQ4	Output		Differential output pair. LVDS interface levels.
11, 12	Q5, nQ5	Output		Differential output pair. LVDS interface levels.
13, 16, 24	$V_{_{\mathrm{DD}}}$	Power		Core supply pins.
14	GND			Power supply ground.
15	PLL_SEL	Input	Pullup	Selects between the PLL and crystal inputs as the input to the dividers. When HIGH, selects PLL. When LOW, selects XTAL_IN and XTAL_OUT. LVCMOS / LVTTL interface levels.
17	$V_{\scriptscriptstyleDDA}$	Power		Analog supply pin.
18	F_SEL2	Input	Pullup	Feedback frequency select pin. LVCMOS/LVTTL interface levels.
19, 20	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
21	MR	Input	Pulldown	Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTL interface levels.
22	F_SEL1	Input	Pulldown	Output frequency select pin. LVCMOS/LVTTL interface levels.
23	F_SEL0	Input	Pullup	Output frequency select pin. LVCMOS/LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ



ICS84427

CRYSTAL-TO-LVDS

INTEGRATED FREQUENCY SYNTHESIZER/FANOUT BUFFER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_I -0.5V to V_{DD} + 0.5V

Outputs, I_o

Continuous Current 10mA Surge Current 15mA

Package Thermal Impedance, θ_{JA} 50°C/W (0 lfpm) Storage Temperature, T_{STG} -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDA}	Analog Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current			235		mA
I _{DDA}	Analog Supply Current			20		mA

Table 3B. LVCMOS / LVTTL DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
	Input High Current	MR, F_SEL1	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
¹ _{IH}	Input High Current	PLL_SEL, F_SEL0	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
	Input Low Current	MR, F_SEL1	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
I _{IL}	Input Low Current	PLL_SEL, F_SEL0	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ

Table 3C. LVDS DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage		250	400	600	mV
ΔV_{od}	V _{OD} Magnitude Change				50	mV
Vos	Offset Voltage			1.4		V
ΔV_{os}	V _{os} Magnitude Change				50	mV



ICS84427

CRYSTAL-TO-LVDS

INTEGRATED FREQUENCY SYNTHESIZER/FANOUT BUFFER

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		19.44		25.5	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

Table 5. AC Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
F _{out}	Output Frequency		77.76		625	MHz
tjit(Ø)	RMS Phase Jitter (Random); NOTE 1	155.52MHz, (Integration Range: 12kHz-20MHz)		3.4		ps
tsk(o)	Output Skew; NOTE 2, 3			40		ps
t_{R}/t_{F}	Output Rise/Fall Time	20% to 80%		400		ps
odc	Output Duty Cycle		45	50	55	%
t _{LOCK}	PLL Lock Time				1	ms

See Parameter Measurement Information section.

NOTE 1: See Phase Noise Plots.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential crossing points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.




PHASE NOISE

ICS84427

CRYSTAL-TO-LVDS

INTEGRATED FREQUENCY SYNTHESIZER/FANOUT BUFFER

Typical Phase Noise at 155.52MHz



Typical Phase Noise at 156.25MHz







ICS84427

CRYSTAL-TO-LVDS

INTEGRATED FREQUENCY SYNTHESIZER/FANOUT BUFFER


PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT









DIFFERENTIAL OUTPUT VOLTAGE SETUP

OUTPUT SKEW





OUTPUT RISE/FALL TIME

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

ICS84427

CRYSTAL-TO-LVDS

INTEGRATED FREQUENCY SYNTHESIZER/FANOUT BUFFER

APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS84427 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} and V_{DDA} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 24Ω resistor along with a $10\mu\text{F}$ and a $.01\mu\text{F}$ bypass capacitor should be connected to each V_{DDA} pin.





FIGURE 1. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The ICS84427 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 25MHz, 18pF

parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.



ICS84427

CRYSTAL-TO-LVDS

INTEGRATED FREQUENCY SYNTHESIZER/FANOUT BUFFER

LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 3. In a 100Ω differential transmission line environment, LVDS drivers require a matched load termination of 100Ω across near the receiver in-

put. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the un-used outputs.




FIGURE 3. TYPICAL LVDS DRIVER TERMINATION

RECOMMENDATIONS FOR UNUSED OUTPUT PINS

OUTPUTS:

LVDS

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, we recommend that there is no trace attached.



ICS84427

CRYSTAL-TO-LVDS

INTEGRATED FREQUENCY SYNTHESIZER/FANOUT BUFFER

SCHEMATIC EXAMPLE

Figure 4A shows a schematic example of using an ICS84427. In this example, the input is a 25MHz parallel resonant crystal with load capacitor CL=18pF. The frequency fine tuning capacitors C1 and C2 is 22pF and 18pF respectively. This example also shows logic control input handling. The configuration is set at F_SEL[2:0]=101, therefore, the output frequency is 156.25MHz.

It is recommended to have one decouple capacitor per power pin. Each decoupling capacitor should be located as close as possible to the power pin. The low pass filter R7, C11 and C16 for clean analog supply should also be located as close to the V_{DDA} pin as possible. For LVDS driver, the unused output pairs should be terminated with a 100Ω resistor across.




FIGURE 4A. ICS84427 SCHEMATIC EXAMPLE



ICS84427

CRYSTAL-TO-LVDS

INTEGRATED FREQUENCY SYNTHESIZER/FANOUT BUFFER

The following component footprints are used in this layout example:

All the resistors and capacitors are size 0603.

POWER AND GROUNDING

Place the decoupling capacitors C3, C5 and C6, as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.

Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the $V_{\tiny DDA}$ pin as possible.

CLOCK TRACES AND TERMINATION

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape of the trace and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The differential 100 Ω output traces should have the same length.
- Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a separation of at least three trace widths between the differential clock trace and the other signal trace.
- Make sure no other signal traces are routed between the clock trace pair.
- The matching termination resistors should be located as close to the receiver input pins as possible.

CRYSTAL

The crystal X1 should be located as close as possible to the pins 20 (XTAL_IN) and 19 (XTAL_OUT). The trace length between the X1 and U1 should be kept to a minimum to avoid unwanted parasitic inductance and capacitance. Other signal traces should not be routed near the crystal traces.




FIGURE 4B. PCB BOARD LAYOUT FOR ICS84427



ICS84427

CRYSTAL-TO-LVDS

INTEGRATED FREQUENCY SYNTHESIZER/FANOUT BUFFER

RELIABILITY INFORMATION

Table 7. $\theta_{\text{JA}} \text{vs. Air Flow Table for 24 Lead SOIC}$

θ_{1Δ} by Velocity (Linear Feet per Minute)

0 200 500

Multi-Layer PCB, JEDEC Standard Test Boards 50°C/W 43°C/W 38°C/W


NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS84427 is: 2804

CRYSTAL-TO-LVDS INTEGRATED FREQUENCY SYNTHESIZER/FANOUT BUFFER

PACKAGE OUTLINE - M SUFFIX FOR 24 LEAD SOIC






TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millim	neters
STINIBOL	Minimum	Maximum
N	2	4
Α		2.65
A1	0.10	
A2	2.05	2.55
В	0.33	0.51
С	0.18	0.32
D	15.20	15.85
E	7.40	7.60
е	1.27 E	BASIC
Н	10.00	10.65
h	0.25	0.75
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-013, MO-119



ICS84427

CRYSTAL-TO-LVDS

INTEGRATED FREQUENCY SYNTHESIZER/FANOUT BUFFER

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS84427CM	ICS84427CM	24 Lead SOIC	tube	0°C to 70°C
ICS84427CMT	ICS84427CM	24 Lead SOIC	1000 tape & reel	0°C to 70°C
ICS84427CMLF	ICS84427CMLF	24 Lead "Lead-Free" SOIC	tube	0°C to 70°C
ICS84427CMLFT	ICS84427CMLF	24 Lead "Lead-Free" SOIC	1000 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS complaint.

The aforementioned trademark, HiPerClockS is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.