
HD74LV165A

Parallel-Load 8-bit Shift Register

HITACHI

ADE-205-267 (Z)

1st Edition

March 1999

Description

The HD74LV165A is 8-bit serial shift register shifts data from Q_A to Q_H when clocked. Parallel inputs to each stage are enabled by a low level at the Shift/Load input. Also included is a gated clock input and a complementary output from the eighth bit.

Clocking is accomplished through a 2-input NOR gate permitting one input to be used as a clock inhibit function. Holding either of the clock inputs high inhibits clocking, and high enables the other clock input. Data transfer occurs on the positive going edge of the clock. Parallel loading is inhibited as long as the Shift/Load input is high. When taken low, data at the parallel inputs is loaded directly into the register independent of the state of the clock.

Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life.

Features

- $V_{CC} = 2.0\text{ V}$ to 5.5 V operation
- All inputs V_{IH} (Max.) = 5.5 V (@ $V_{CC} = 0\text{ V}$ to 5.5 V)
- All outputs V_O (Max.) = 5.5 V (@ $V_{CC} = 0\text{ V}$)
- Typical V_{OL} ground bounce < 0.8 V (@ $V_{CC} = 3.3\text{ V}$, $T_a = 25^\circ\text{C}$)
- Typical V_{OH} undershoot > 2.3 V (@ $V_{CC} = 3.3\text{ V}$, $T_a = 25^\circ\text{C}$)
- Output current $\pm 6\text{ mA}$ (@ $V_{CC} = 3.0\text{ V}$ to 3.6 V), $\pm 12\text{ mA}$ (@ $V_{CC} = 4.5\text{ V}$ to 5.5 V)

HD74LV165A

Function Table

Inputs					Internal Outputs		Output
SH/LD	CLK INH	CLK	SER	A ... H	QA	QB	QH
L	X	X	X	a ... h	a	b	h
H	L	↑	H	X	H	Q _{An}	Q _{Gn}
H	L	↑	L	X	L	Q _{An}	Q _{Gn}
H	H	X	X	X	Q _{A0}	Q _{B0}	Q _{H0}
H	X	H	X	X	Q _{A0}	Q _{B0}	Q _{H0}
H	↑	L	H	X	H	Q _{An}	Q _{Gn}
H	↑	L	L	X	L	Q _{An}	Q _{Gn}

Note: H: High level

L: Low level

↑: Low to high transition


X: Immaterial

a ... h: Parallel data

Q_{A0} ... Q_{H0}: Outputs remain unchanged.

Q_{An} ... Q_{Gn}: Data shifted from the previous stage on a positive edge at the clock input.

Pin Arrangement



(Top view)

HITACHI

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V_{CC}	-0.5 to 7.0	V	
Input voltage range* ¹	V_I	-0.5 to 7.0	V	
Output voltage range* ^{1,2}	V_O	-0.5 to $V_{CC} + 0.5$ -0.5 to 7.0	V	Output: H or L V_{CC} : OFF
Input clamp current	I_{IK}	-20	mA	$V_I < 0$
Output clamp current	I_{OK}	± 50	mA	$V_O < 0$ or $V_O > V_{CC}$
Continuous output current	I_O	± 25	mA	$V_O = 0$ to V_{CC}
Continuous current through V_{CC} or GND	I_{CC} or I_{GND}	± 50	mA	
Maximum power dissipation at $T_a = 25^\circ\text{C}$ (in still air)* ³	P_T	785	mW	SOP
		500		TSSOP
Storage temperature	T_{stg}	-65 to 150	$^\circ\text{C}$	

Notes: The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.


1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 5.5 V maximum.
3. The maximum package power dissipation was calculated using a junction temperature of 150°C.

Recommended Operating Conditions


Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V_{CC}	2.0	5.5	V	
Input voltage range	V_I	0	5.5	V	
Output voltage range	V_O	0	V_{CC}	V	H or L
Output current	I_{OH}	—	−50	μA	$V_{CC} = 2.0 \text{ V}$
		—	−2	mA	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$
		—	−6		$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$
		—	−12		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$
	I_{OL}	—	50	μA	$V_{CC} = 2.0 \text{ V}$
		—	2	mA	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$
		—	6		$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$
		—	12		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$
Input transition rise or fall rate	$\Delta t / \Delta v$	0	200	ns/V	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$
		0	100		$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$
		0	20		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$
Operating free-air temperature	T_a	−40	85	°C	

Note: Unused or floating inputs must be held high or low.

Logic Diagram



Timing Diagram



DC Electrical Characteristics

- $T_a = -40$ to 85°C

Item	Symbol	V_{CC} (V)*	Min	Typ	Max	Unit	Test Conditions
Input voltage	V_{IH}	2.0	1.5	—	—	V	
		2.3 to 2.7	$V_{CC} \times 0.7$	—	—		
		3.0 to 3.6	$V_{CC} \times 0.7$	—	—		
		4.5 to 5.5	$V_{CC} \times 0.7$	—	—		
	V_{IL}	2.0	—	—	0.5		
		2.3 to 2.7	—	—	$V_{CC} \times 0.3$		
		3.0 to 3.6	—	—	$V_{CC} \times 0.3$		
		4.5 to 5.5	—	—	$V_{CC} \times 0.3$		
Output voltage	V_{OH}	Min to Max	$V_{CC} - 0.1$	—	—	V	$I_{OL} = -50 \mu\text{A}$
		2.3	2.0	—	—		$I_{OL} = -2 \text{ mA}$
		3.0	2.48	—	—		$I_{OL} = -6 \text{ mA}$
		4.5	3.8	—	—		$I_{OL} = -12 \text{ mA}$
	V_{OL}	Min to Max	—	—	0.1		$I_{OL} = 50 \mu\text{A}$
		2.3	—	—	0.4		$I_{OL} = 2 \text{ mA}$
		3.0	—	—	0.44		$I_{OL} = 6 \text{ mA}$
		4.5	—	—	0.55		$I_{OL} = 12 \text{ mA}$
Input current	I_{IN}	0 to 5.5	—	—	± 1	μA	$V_I = 5.5 \text{ V}$ or GND
Quiescent supply current	I_{CC}	5.5	—	—	20	μA	$V_I = V_{CC}$ or GND, $I_O = 0$
Output leakage current	I_{OFF}	0	—	—	5	μA	V_I or $V_O = 0 \text{ V}$ to 5.5 V
Input capacitance	C_{IN}	3.3	—	1.7	—	pF	$V_I = V_{CC}$ or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

Switching Characteristics

- $V_{CC} = 2.5 \pm 0.2$ V

Item	Symbol	Ta = 25°C			Ta = -40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)		
		Min	Typ	Max	Min	Max						
Maximum clock frequency	fmax	50	80	—	45	—	MHz	C _L = 15 pF				
		40	65	—	35	—					C _L = 50 pF	
Propagation delay time	t _{PLH} /t _{PHL}	—	13.1	21.5	1.0	23.5	ns	C _L = 15 pF	SH/ $\overline{\text{LD}}$	Q _H or $\overline{\text{Q}}_{\text{H}}$		
		—	16.1	25.1	1.0	28.0					C _L = 50 pF	
		—	12.2	19.8	1.0	22.0					C _L = 15 pF	CLK
		—	15.3	23.3	1.0	26.0					C _L = 50 pF	
		—	12.9	21.7	1.0	24.0					C _L = 15 pF	H
		—	15.9	25.3	1.0	28.0					C _L = 50 pF	
Setup time	t _{su}	7.0	—	—	7.0	—	ns			CLK INH before CLK ↑		
		11.5	—	—	12.0	—					data before SH/ $\overline{\text{LD}}$ ↑	
		7.0	—	—	8.5	—					SH/ $\overline{\text{LD}}$ high before CLK ↑	
		8.5	—	—	9.5	—					SER before CLK ↑	
Hold time	t _h	0.0	—	—	0.5	—	ns			PAR data after SH/ $\overline{\text{LD}}$ ↑		
		-1.0	—	—	0.0	—					SER data after CLK ↑	
		0.0	—	—	0.0	—					SH/ $\overline{\text{LD}}$ high after CLK ↑	
Pulse width	t _w	11.0	—	—	13.0	—	ns			SH/ $\overline{\text{LD}}$ low		
		8.5	—	—	9.0	—					CLK H or L	

Switching Characteristics (cont)

- $V_{CC} = 3.3 \pm 0.3 \text{ V}$

Item	Symbol	Ta = 25°C			Ta = -40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)	
		Min	Typ	Max	Min	Max					
Maximum clock frequency	fmax	65	115	—	55	—	MHz	C _L = 15 pF			
		60	90	—	50	—					C _L = 50 pF
Propagation delay time	t _{PLH} /t _{PHL}	—	9.1	15.8	1.0	18.5	ns	C _L = 15 pF	SH/ $\overline{\text{LD}}$	Q _H or $\overline{\text{Q}}_{\text{H}}$	
		—	11.3	19.3	1.0	22.0					C _L = 50 pF
		—	8.6	15.4	1.0	18.0			C _L = 15 pF	CLK	
		—	10.9	18.9	1.0	21.5			C _L = 50 pF		
		—	8.9	14.1	1.0	16.5			C _L = 15 pF	H	
		—	11.1	17.6	1.0	20.0			C _L = 50 pF		
Setup time	t _{su}	5.0	—	—	5.0	—	ns		CLK INH before CLK ↑		
		7.5	—	—	8.5	—			data before SH/ $\overline{\text{LD}}$ ↑		
		5.0	—	—	6.0	—			ns	SH/ $\overline{\text{LD}}$ high before CLK ↑	
		5.0	—	—	6.0	—				SER before CLK ↑	
Hold time	t _h	0.5	—	—	0.5	—	ns	PAR data after SH/ $\overline{\text{LD}}$ ↑			
		0.0	—	—	0.0	—		SER data after CLK ↑			
		0.0	—	—	0.0	—		SH/ $\overline{\text{LD}}$ high after CLK ↑			
Pulse width	t _w	7.5	—	—	9.0	—	ns	SH/ $\overline{\text{LD}}$ low			
		6.0	—	—	7.0	—		CLK H or L			

Switching Characteristics (cont)

- $V_{CC} = 5.0 \pm 0.5 \text{ V}$


Item	Symbol	Ta = 25°C			Ta = -40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)	
		Min	Typ	Max	Min	Max					
Maximum clock frequency	fmax	110	165	—	90	—	MHz	CL = 15 pF			
		95	125	—	85	—					CL = 50 pF
Propagation delay time	tPLH/tPHL	—	6.0	9.9	1.0	11.5	ns	CL = 15 pF	SH/LD	QH or QH	
		—	7.7	11.9	1.0	13.5					CL = 50 pF
		—	6.0	9.9	1.0	11.5	ns	CL = 15 pF	CLK		
		—	7.7	11.9	1.0	13.5					CL = 50 pF
		—	6.0	9.0	1.0	10.5	ns	CL = 15 pF	H		
		—	7.6	11.0	1.0	12.5					CL = 50 pF
Setup time	tsu	3.5	—	—	3.5	—	ns		CLK INH before CLK ↑		
		5.0	—	—	5.0	—					data before SH/LD ↑
		4.0	—	—	4.0	—	ns		SH/LD high before CLK ↑		
		4.0	—	—	4.0	—					SER before CLK ↑
Hold time	th	1.0	—	—	1.0	—	ns		PAR data after SH/LD ↑		
		0.5	—	—	0.5	—					SER data after CLK ↑
		0.5	—	—	0.5	—					SH/LD high after CLK ↑
Pulse width	tw	5.0	—	—	6.0	—	ns		SH/LD low		
		4.0	—	—	4.0	—					CLK H or L

Operating Characteristics

- $C_L = 50 \text{ pF}$

Item	Symbol	V_{CC} (V)	$T_a = 25^\circ\text{C}$			Unit	Test Conditions
			Min	Typ	Max		
Power dissipation capacitance	C_{PD}	3.3	—	36.1	—	pF	$f = 10 \text{ MHz}$
		5.0	—	37.5	—		

Test Circuit




Note: C_L includes the probe and jig capacitance.

Waveform


Waveform – 1

Sereial mode




Waveform – 2

Parallel mode




Waveform – 3

Sereial mode




Waveform – 4


Parallel mode



Waveform – 5
Parallel mode






Waveform – 6
Serial mode



- Notes: 1. Input waveform: $PRR \leq 1 \text{ MHz}$, $Z_o = 50 \Omega$, $t_r \leq 3 \text{ ns}$, $t_f \leq 3 \text{ ns}$
 2. The output are measured one at a time with one transition per measurement.


Unit: mm



*Dimension including the plating thickness
Base material dimension

Hitachi Code	FP-16DN
JEDEC	Conforms
EIAJ	Conforms
Weight (reference value)	0.15 g

HD74LV165A



Dimension including the plating thickness
Base material dimension

Hitachi Code	TTP-16DA
JEDEC	—
EIAJ	—
Weight (reference value)	0.05 g

HITACHI

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL North America : <http://semiconductor.hitachi.com/>
 Europe : <http://www.hitachi-eu.com/hel/ecg>
 Asia (Singapore) : <http://www.has.hitachi.com.sg/grp3/sicd/index.htm>
 Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
 Asia (HongKong) : <http://www.hitachi.com.hk/eng/bo/grp3/index.htm>
 Japan : <http://www.hitachi.co.jp/Sicd/indx.htm>

For further information write to:

Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose, CA 95134
Tel: <1> (408) 433-1990
Fax: <1> (408) 433-0223

Hitachi Europe GmbH
Electronic components Group
Dornacher Straße 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533

Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building, No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.

HITACHI