CY7C1480V33 CY7C1482V33 CY7C1486V33

72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM

Features

- Supports bus operation up to 250 MHz
- Available speed grades are 250, 200,167 MHz
- · Registered inputs and outputs for pipelined operation
- 3.3V core power supply
- 2.5V / 3.3V I/O operation
- · Fast clock-to-output times
- 3.0 ns (for 250-MHz device)
- 3.0 ns (for 200-MHz device)
- 3.4 ns (for 167-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- · Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Single Cycle Chip Deselect
- CY7C1480V33 and CY7C1482V33 offered in JEDEC-standard lead-free 100-pin TQFP, 165-Ball fBGA packages. CY7C1486V33 available in 209-Ball BGA packages
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- "ZZ" Sleep Mode Option

Functional Description[1]

The CY7C1480V33/CY7C1482V33/CY7C1486V33 SRAM integrates 2,097,152 x 36/4,194,304 x 18,1,048,576 x 72 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable ($\overline{\text{CE}}_1$), depth-expansion Chip Enables ($\overline{\text{CE}}_2$ and $\overline{\text{CE}}_3$), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables ($\overline{\text{BW}}_X$, and $\overline{\text{BWE}}$), and Global Write ($\overline{\text{GW}}$). Asynchronous inputs include the Output Enable ($\overline{\text{OE}}$) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address <u>Strobe</u> Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle. This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to two or four bytes wide as controlled by the byte write control inputs. GW when active LOW causes all bytes to be written.

The CY7C1480V33/CY7C1482V33/CY7C1486V33 operates from a +3.3V core power supply while all outputs may operate with either a +2.5 or +3.3V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

Selection Guide

	250 MHz	200 MHz	167 MHz	Unit
Maximum Access Time	3.0	3.0	3.4	ns
Maximum Operating Current	500	500	450	mA
Maximum CMOS Standby Current	120	120	120	mA


Shaded areas contain advance information.


Please contact your local Cypress sales representative for availability of these parts.

Note:


1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.














Pin Configurations

100-pin TQFP Pinout





Pin Configurations (continued)

165-ball fBGA CY7C1480V33 (2M x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC / 288M	Α	CE ₁	\overline{BW}_C	\overline{BW}_B	CE ₃	BWE	ADSC	ADV	Α	NC
В	NC	Α	CE2	\overline{BW}_D	\overline{BW}_A	CLK	GW	ŌĒ	ADSP	Α	NC / 144M
С	DQP _C	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DQPB
D	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ _B
E	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ _B
F	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
G	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
Н	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
K	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
L	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
M	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ _A
N	DQP _D	NC	V_{DDQ}	V_{SS}	NC	Α	NC	V_{SS}	V_{DDQ}	NC	DQP _A
Р	NC	Α	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	Α	Α	Α	TMS	A0	TCK	А	Α	Α	А

CY7C1482V33 (4M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC / 288M	Α	Œ ₁	\overline{BW}_B	NC	CE ₃	BWE	ADSC	ADV	Α	А
В	NC	Α	CE2	NC	\overline{BW}_A	CLK	GW	OE	ADSP	Α	NC / 144M
С	NC	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DQP _A
D	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
Е	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
F	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
G	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
Н	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ_B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
K	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
L	DQ_B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
M	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
N	DQP _B	NC	V_{DDQ}	V_{SS}	NC	Α	NC	V_{SS}	V_{DDQ}	NC	NC
Р	NC	Α	Α	А	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



Pin Configurations (continued)

209-ball BGA CY7C1486V33 (1M × 72)

	1	2	3	4	5	6	7	8	9	10	11
Α	DQ_G	DQ_G	Α	CE ₂	ADSP	ADSC	ADV	Œ ₃	Α	DQ _B	DQ _B
В	DQ_G	DQ_G	BWS _C	BWS _G	NC	BWE	Α	BWS _B	BWS _F	DQ _B	DQ _B
С	DQ_G	DQ _G	BWS _H	BWS _D	NC	Œ ₁	NC	BWS _E	BWSA	DQ _B	DQ _B
D	DQ_G	DQ_G	V _{SS}	NC	NC	ŌĒ	GW	NC	V _{SS}	DQ _B	DQ _B
E	DQP_G	DQP _C	V_{DDQ}	V_{DDQ}	V_{DD}	V _{DD}	V_{DD}	V_{DDQ}	V_{DDQ}	DQP _F	DQPB
F	DQ _C	DQ _C	V_{SS}	V_{SS}	V_{SS}	NC	V_{SS}	V_{SS}	V_{SS}	DQ_F	DQ_F
G	DQ _C	DQ _C	V_{DDQ}	V_{DDQ}	V_{DD}	NC	V_{DD}	V_{DDQ}	V_{DDQ}	DQ_F	DQ_F
Н	DQ _C	DQ_C	V_{SS}	V_{SS}	V_{SS}	NC	V_{SS}	V_{SS}	V_{SSQ}	DQ_F	DQ_F
J	DQ _C	DQ _C	V_{DDQ}	V_{DDQ}	V_{DD}	NC	V_{DD}	V_{DDQ}	V_{DDQ}	DQ_F	DQ_F
K	NC	NC	CLK	NC	V_{SS}	V _{SS}	V_{SS}	NC	NC	NC	NC
L	DQ _H	DQ _H	V_{DDQ}	V_{DDQ}	V_{DD}	NC	V_{DD}	V_{DDQ}	V_{DDQ}	DQ_A	DQ _A
M	DQ _H	DQ _H	V_{SS}	V_{SS}	V_{SS}	NC	V_{SS}	V_{SS}	V_{SS}	DQ_A	DQ_A
N	DQ _H	DQ _H	V_{DDQ}	V_{DDQ}	V_{DD}	NC	V_{DD}	V_{DDQ}	V_{DDQ}	DQ_A	DQ_A
Р	DQ _H	DQ _H	V_{SS}	V_{SS}	V_{SS}	ZZ	V_{SS}	V_{SS}	V_{SS}	DQ_A	DQ_A
R	DQP _D	DQP _H	V_{DDQ}	V_{DDQ}	V_{DD}	V _{DD}	V_{DD}	V_{DDQ}	V_{DDQ}	DQPA	DQP _E
Т	DQ _D	DQ_D	V_{SS}	NC	NC	MODE	NC	NC	V_{SS}	DQ _E	DQ _E
U	DQ _D	DQ_D	Α	Α	Α	Α	Α	Α	Α	DQ _E	DQ _E
V	DQ_D	DQ_D	Α	Α	Α	A1	Α	Α	Α	DQ _E	DQ _E
W	DQ _D	DQ _D	TMS	TDI	Α	A0	Α	TDO	TCK	DQ_E	DQ_E





Pin Definitions

Pin Name	I/O	Description
A ₀ , A ₁ , A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE ₁ , CE ₂ , and CE ₃ are sampled active. A1: A0 are fed to the two-bit counter.
BW _A ,BW _B ,BW _C ,BW _D , BW _E ,BW _F ,BW _G ,BW _H	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, active LOW. When asserted LOW on the rising edge of \underline{CLK} , a global write is conducted (ALL bytes are written, regardless of the values on $\overline{BW_X}$ and \overline{BWE}).
BWE	Input- Synchronous	Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	Clock Input . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and \overline{CE}_3 to select/deselect the device. ADSP is ignored if \overline{CE}_1 is HIGH.
CE ₂	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₃ to select/deselect the device.
CE ₃	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ to select/deselect the device.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE ₁ is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	ZZ "sleep" Input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs, DQPs	I/O- Synchronous	Bidirectional Data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _X are placed in a tri-state condition.
V_{DD}	Power Supply	Power supply inputs to the core of the device.
V _{SS}	Ground	Ground for the core of the device.
V_{SSQ}	I/O Ground	Ground for the I/O circuitry.
V_{DDQ}	I/O Power Supply	Power supply for the I/O circuitry.
MODE	Input Static	Selects Burst Order. When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.



Pin Definitions (continued)

Pin Name	I/O	Description
TDO	JTAG Serial Output Synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be disconnected. This pin is not available on TQFP packages.
TDI	JTAG Serial Input Synchronous	Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V_{DD} . This pin is not available on TQFP packages.
TMS	JTAG Serial Input Synchronous	Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V_{DD} . This pin is not available on TQFP packages.
TCK	JTAG Clock	Clock input to the JTAG circuitry. If the JTAG feature is not being utilized, this pin must be connected to $V_{\rm SS}$. This pin is not available on TQFP packages.
NC	-	No Connects. Not internally connected to the die

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CO}) is 3.0 ns (250-MHz device).

The CY7C1480V33/CY7C1482V33/CY7C1486V33 supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses <u>can</u> be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte Write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW $_{\rm X}$) inputs. A Global Write Enable (GW) overrides all Byte Write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous Chip Selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous Output Enable (\overline{OE}) provide for easy bank selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) CE1, CE2, CE3 are all asserted active, and (3) the Write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE1 is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the Address Register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within 3.0 ns (250-MHz device) if $\overline{\text{OE}}$ is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the

access. After the <u>fir</u>st cycle of the access, the outputs are controlled by the OE signal. Consecutive single Read cycles are supported. Once the S<u>RAM</u> is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will tri-state immediately.

Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$ are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The Write signals (GW, BWE, and BW_X) and ADV inputs are ignored during this first cycle.

ADSP-triggered Write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory array. If $\overline{\text{GW}}$ is HIGH, then the Write operation is controlled by $\overline{\text{BWE}}$ and $\overline{\text{BW}}_X$ signals.

The CY7C1480V33/CY7C1482V33/CY7C1486V33 provides Byte Write capability that is described in the Write Cycle Descriptions table. Asserting the Byte Write Enable input (BWE) with the selected Byte Write (BW $_{\chi}$) input, will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because CY7C1480V33/CY7C1482V33/CY7C1486V33 is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by ADSC

ADSC Write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3) CE₁, CE₂, CE₃ are all asserted active, and (4) the appropriate combination of the Write inputs (GW, BWE, and BW_X) are asserted active to conduct a Write to the desired byte(s). ADSC-triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array.

PRELIMINARY



The ADV input is ignored during this cycle. If a global Write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a Byte Write is conducted, only the selected bytes are written. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because CY7C1480V33/CY7C1482V33/CY7C1486V33 is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-stated \underline{wh} enever a Write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1480V33/CY7C1482V33/CY7C1486V33 provides a two-bit wraparound counter, fed by A1: A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting ADV LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed.

Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$, $\overline{\text{ADSP}}$, and $\overline{\text{ADSC}}$ must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0		
00	01	10	11		
01	00	11	10		
10	11	00	01		
11	10	01	00		

Linear Burst Address Table (MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		120	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2V	2t _{CYC}		ns
t _{ZZI}	ZZ Active to Sleep current	This parameter is sampled		2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit Sleep current	This parameter is sampled	0		ns





Truth Table^[2, 3, 4, 4, 5, 6]

Operation	Add. Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect Cycle, Power Down	None	Н	Х	Χ	L	Х	L	Χ	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	Х	Н	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	Н	L	Χ	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	Х	Н	L	Н	L	Χ	Х	Х	L-H	Tri-State
Sleep Mode, Power Down	None	Х	Х	Χ	Н	X	Х	Х	Х	Х	Х	Tri-State
READ Cycle, Begin Burst	External	L	Н	L	L	L	Х	Χ	Х	L	L-H	Q
READ Cycle, Begin Burst	External	L	Η	L	┙	L	Χ	Χ	Χ	Н	Į.	Tri-State
WRITE Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	L	Х	L-H	D
READ Cycle, Begin Burst	External	L	Н	L	L	Η	L	Χ	Н	L	L-H	Q
READ Cycle, Begin Burst	External	L	Η	L	┙	Η	L	Χ	Η	Н	Į.	Tri-State
READ Cycle, Continue Burst	Next	Χ	Χ	Χ	L	Η	Η	L	Η	L	Ţ Ļ	Q
READ Cycle, Continue Burst	Next	Χ	Χ	Χ	L	Τ	Η	L	Η	Н	Ļ	Tri-State
READ Cycle, Continue Burst	Next	Н	Х	Χ	L	X	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Tri-State
WRITE Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Χ	L-H	D
WRITE Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tri-State
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Χ	Н	Н	Н	Н	L-H	Tri-State
WRITE Cycle,Suspend Burst	Current	Х	Х	Х	اــ	Н	Н	Н	L	Χ	L-H	D
WRITE Cycle,Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Χ	L-H	D

Notes:

- Notes:

 2. X = "Don't Care." H = Logic HIGH, L = Logic LOW.

 3. WRITE = L when any one or more Byte Write enable signals and BWE = L or GW = L. WRITE = H when all Byte write enable signals, BWE, GW = H.

 4. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

 5. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_X. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle
- 6. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are Tri-State when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).
- 7. BWx represents any byte write signal. To enable any byte write BWx, a Logic LOW signal should be applied at clock rise. Any number of byte writes can be enabled at the same time for any given write.





Truth Table for Read/Write^[4]

Function (CY7C1480V33)	GW	BWE	BW _D	BW _C	BW _B	BW _A
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A – (DQ _A and DQP _A)	Н	L	Н	Н	Н	L
Write Byte B – (DQ _B and DQP _B)	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – (DQ _C and DQP _C)	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – (DQ _D and DQP _D)	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

Truth Table for Read/Write^[4]

Function (CY7C1482V33)	GW	BWE	BW _B	BWA
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write Byte A - (DQ _A and DQP _A)	Н	L	Н	L
Write Byte B – (DQ _B and DQP _B)	Н	L	L	Н
Write Bytes B, A	Н	L	L	L
Write All Bytes	Н	L	L	L
Write All Bytes	L	Х	Х	Х



IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1480V33/CY7C1482V33 incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The CY7C1480V33/CY7C1482V33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to $V_{\rm DD}$ through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

TAP Controller Block Diagram



Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.





Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The x36 configuration has a 73-bit-long register, and the x18 configuration has a 54-bit-long register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP Instruction Set

Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold time (t_{CS} plus t_{CH}).

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still



possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that since the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.


BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Timing



TAP AC Switching Characteristics Over the Operating Range^[8, 9]

Parameter	Description	Min.	Max.	Unit
Clock		1		
t _{TCYC}	TCK Clock Cycle Time	50		ns
t _{TF}	TCK Clock Frequency		20	MHz
t _{TH}	TCK Clock HIGH time	25		ns
t _{TL}	TCK Clock LOW time	25		ns
Output Time	es	<u> </u>		
t _{TDOV}	TCK Clock LOW to TDO Valid		5	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0		ns
Set-up Time	es	<u> </u>		•
t _{TMSS}	TMS Set-up to TCK Clock Rise	5		ns
t _{TDIS}	TDI Set-up to TCK Clock Rise	5		ns
t _{CS}	Capture Set-up to TCK Rise	5		ns
Hold Times		<u> </u>		
t _{TMSH}	TMS Hold after TCK Clock Rise	5		ns
t _{TDIH}	TDI Hold after Clock Rise	5		ns
t _{CH}	Capture Hold after Clock Rise	5		ns

Notes:

9. Test conditions are specified using the load in TAP AC Test Conditions. $t_R/t_F = 1$ ns.

^{8.} t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register.






3.3V TAP AC Test Conditions

Input pulse levels	
Input rise and fall times	1 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Test load termination supply voltage	1.5V


3.3V TAP AC Output Load Equivalent



2.5V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

2.5V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics And Operating Conditions (0°C < T_A < +70°C; V_{DD} = 3.135 to 3.6V unless otherwise noted)^[10]

Parameter	Description	Test Conditions		Min.	Max.	Unit
V _{OH1}	Output HIGH Voltage	$I_{OH} = -4.0 \text{ mA}, V_{DDQ} = 3.3 \text{V}$		2.4		V
		$I_{OH} = -1.0 \text{ mA}, V_{DDQ}$	= 2.5V	2.0		V
V _{OH2}	Output HIGH Voltage	I _{OH} = -100 μA	$V_{DDQ} = 3.3V$	2.9		V
			$V_{DDQ} = 2.5V$	2.1		V
V _{OL1}	Output LOW Voltage	I _{OL} = 8.0 mA	$V_{DDQ} = 3.3V$		0.4	V
		I _{OL} = 1.0 mA	$V_{DDQ} = 2.5V$		0.4	V
V_{OL2}	Output LOW Voltage	I _{OL} = 100 μA	$V_{DDQ} = 3.3V$		0.2	V
			$V_{DDQ} = 2.5V$		0.2	V
V _{IH}	Input HIGH Voltage		$V_{DDQ} = 3.3V$	2.0	V _{DD} + 0.3	V
			$V_{DDQ} = 2.5V$	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		$V_{DDQ} = 3.3V$	-0.3	8.0	V
			$V_{DDQ} = 2.5V$	-0.3	0.7	V
I _X	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$		- 5	5	μΑ

Identification Register Definitions

Instruction Field	CY7C1480V33 (2M x36)	CY7C1482V33 (4M x 18)	CY7C1486V33 (1M x72)	Description
Revision Number (31:29)	000	000	000	Describes the version number
Device Depth (28:24)	01011	01011	01011	Reserved for internal use
Architecture/Memory Type(23:18)	000000	000000	000000	Defines memory type and architecture
Bus Width/Density(17:12)	100100	010100	110100	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	1	Indicates the presence of an ID register

10. All voltages referenced to V_{SS} (GND).
11. Bit #24 is "1" in the ID Register Definitions for both 2.5V and 3.3V versions of this device.



Scan Register Sizes

Register Name	Bit Size (x36)	Bit Size (x18)	Bit Size (x72)
Instruction	3	3	3
Bypass	1	1	1
ID	32	32	32
Boundary Scan Order-165FBGA	73	54	-
Boundary Scan Order-209BGA	-	-	112

Identification Codes

Instruction	Code	Description
EXTEST	000	Captures the I/O ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Boundary Scan Order (x36)

Bit #	165-Ball ID
1	C1
2	D1
3	E1
4	D2
5	E2
6	F1
7	G1
8	F2
9	G2
10	J1
11	K1
12	L1
13	J2
14	M1
15	N1
16	K2
17	L2
18	M2
19	R1
20	R2
21	R3
22	P2
23	R4
24	P6
25	R6

Boundary Scan Order (x36) (continued)

Bit #	165-Ball ID
26	N6
27	P11
28	R8
29	P3
30	P4
31	P8
32	P9
33	P10
34	R9
35	R10
36	R11
37	N11
38	M11
39	L11
40	M10
41	L10
42	K11
43	J11
44	K10
45	J10
46	H11
47	G11
48	F11
49	E11
50	D10



Boundary Scan Order (x36) (continued)

165-Ball ID
D11
C11
G10
F10
E10
A10
B10
A9
B9
A8
B8
A7
B7
B6
A6
B5
A5
A4
B4
B3
A3
A2
B2

Boundary Scan Order (x18)

Bit #	165-Ball ID
1	D2
2	E2
3	F2
4	G2
5	J1
6	K1
7	L1
8	M1
9	N1
10	R1
11	R2
12	R3
13	P2
14	R4
15	P6
16	R6
17	N6
18	P11
19	R8
20	P3
21	P4
22	P8
23	P9
24	P10

Boundary Scan Order (x18) (continued)

	(22.2)
Bit #	165-Ball ID
25	R9
26	R10
27	R11
28	M10
29	L10
30	K10
31	J10
32	H11
33	G11
34	F11
35	E11
36	D11
37	C11
38	A11
39	A10
40	B10
41	A9
42	B9
43	A8
44	B8
45	A7
46	B7
47	B6
48	A6
49	B5
50	A4
51	B3
52	A3
53	A2
54	B2
L	

Boundary Scan Exit Order (x72)

Bit #	209-Ball ID
1	A1
2	A2
3	B1
4	B2
5	C1
6	C2
7	D1
8	D2
9	E1
10	E2
11	F1
12	F2
13	G1
14	G2
15	H1
16	H2
17	J1



Boundary Scan Exit Order (x72) (continued)

	in Exit Order (x/2
Bit #	209-Ball ID
18	J2
19	L1
20	L2
21	M1
22	M2
23	N1
24	N2
25	P1
26	P2
27	R2
28	R1
29	T1
30	T2
31	U1
32	U2
33	V1
34	V2
35	W1
36	W2
37	T6
38	V3
39	V4
40	U4
41	W5
42	V6
43	W6
44	U3
45	U9
46	V5
47	U5
48	U6
49	W7
50	V7
51	U7
52	V8
53	V9
54	W11
55	W10
56	V10
57	V10
58	U11
59	U10
60	T11
61	T10
62	R11
63	R10
	P11
64 65	P11 P10
65 66	
66	N11 N10
67	NTU

Boundary Scan Exit Order (x72) (continued)

Bit #	209-Ball ID
68	M11
69	M10
70	L11
71	L10
72	P6
73	J11
74	J10
75	H11
76	H10
77	G11
78	G10
	F11
79	
80	F10
81	E10
82	E11
83	D11
84	D10
85	C11
86	C10
87	B11
88	B10
89	A11
90	A10
91	A9
92	U8
93	A7
94	A5
95	A6
96	D6
97	B6
98	D7
99	K3
100	A8
101	B4
102	B3
103	C3
104	C4
105	C8
106	C9
107	B9
108	B8
109	A4
110	C6
	B7
111 112	
112	A3





Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied......-55°C to +125°C Supply Voltage on V_{DD} Relative to GND...... -0.3V to +4.6VDC Voltage Applied to Outputs

in Tri-State -0.5V to V_{DDQ} + 0.5V DC Input Voltage.....-0.5V to V_{DD} + 0.5V Current into Outputs (LOW).......20 mA Static Discharge Voltage..... >2001V (per MIL-STD-883, Method 3015) Latch-up Current.....>200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}	
Commercial	0°C to +70°C	3.3V - 5%/+10%	2.5V - 5%	
			to V _{DD}	

Electrical Characteristics Over the Operating Range^[12, 13]

Parameter	Description	Test Condition	ons	Min.	Max.	Unit
V_{DD}	Power Supply Voltage		3.135	3.6	V	
V_{DDQ}	I/O Supply Voltage	$V_{DDQ} = 3.3V$	3.135	V_{DD}	V	
		$V_{DDQ} = 2.5V$		2.375	2.625	V
V _{OH}	Output HIGH Voltage	$V_{DDQ} = 3.3V, V_{DD} = Min., I_{OH} = -4$.0 mA	2.4		V
		$V_{DDQ} = 2.5V, V_{DD} = Min., I_{OH} = -1$.0 mA	2.0		V
V _{OL}	Output LOW Voltage	$V_{DDQ} = 3.3V, V_{DD} = Min., I_{OL} = 8.0$	mA		0.4	V
		$V_{DDQ} = 2.5V, V_{DD} = Min., I_{OL} = 1.0$	mA		0.4	V
V _{IH}	Input HIGH Voltage ^[12]	$V_{DDQ} = 3.3V$		2.0	V _{DD} + 0.3V	V
		$V_{DDQ} = 2.5V$		1.7	V _{DD} + 0.3V	V
V_{IL}	Input LOW Voltage ^[12]	$V_{DDQ} = 3.3V$		-0.3	0.8	V
		$V_{DDQ} = 2.5V$		-0.3	0.7	V
I _X	Input Load Current except ZZ and MODE	$GND \leq V_I \leq V_DDQ$	- 5	5	μА	
Input Current of MODE Input Current of ZZ	Input = V _{SS}				μА	
		Input = V_{DD}			30	μА
	Input = V _{SS}				μА	
		Input = V _{DD}		5	μА	
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disabled	-5	5	μА	
I _{DD}	V _{DD} Operating Supply	$V_{DD} = Max., I_{OUT} = 0 mA,$	4.0-ns cycle, 250 MHz		500	mA
	Current	$f = f_{MAX} = 1/t_{CYC}$	5.0-ns cycle, 200 MHz		500	mA
			6.0-ns cycle, 167 MHz		450	mA
I _{SB1}	Automatic CE	V _{DD} = Max, Device Deselected,	4.0-ns cycle, 250 MHz		245	mA
	Power-down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ f = $f_{MAX} = 1/t_{CYC}$	5.0-ns cycle, 200 MHz		245	mA
	Carrone 112 inputs	I - IMAX - INCYC	6.0-ns cycle, 167 MHz		245	mA
I _{SB2}	Automatic CE Power-down Current—CMOS Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DDQ} - 0.3 V$, f = 0	All speeds		120	mA
I _{SB3}	Automatic CE	V _{DD} = Max, Device Deselected, or	4.0-ns cycle, 250 MHz		245	mΑ
	Power-down Current—CMOS Inputs	$V_{IN} \le 0.3V \text{ or } V_{IN} \ge V_{DDQ} - 0.3V$ f = f _{MAX} = 1/t _{CYC}	5.0-ns cycle, 200 MHz		245	mA
	Carrent—ONICO Imputs	- MAX - MCYC	6.0-ns cycle, 167 MHz		245	mA
I _{SB4}	Automatic CE Power-down Current—TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = 0	All speeds		135	mA

Shaded areas contain advance information.

^{12.} Overshoot: $V_{IH}(AC) < V_{DD}$ +1.5V (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL}(AC) > -2V$ (Pulse width less than $t_{CYC}/2$). 13. Power-up: Assumes a linear ramp from 0V to $V_{DD}(min.)$ within 200 ms. During this time $V_{IH} \le V_{DD}$ and $V_{DDQ} \le V_{DD} \le V_{DD}$.



Thermal Resistance^[14]


Parameter	Description	Test Conditions	TQFP Package	209-BGA Package	fBGA Package	Unit
Θ_{JA}	,	Test conditions follow standard test methods and procedures	24.63	15.2	16.3	°C/W
Θ ^{JC}	T THEIMAL RESISTANCE	for measuring thermal impedance, per EIA / JESD51.	2.28	1.7	2.1	°C/W

Capacitance^[14]


Parameter	Description	Test Conditions	TQFP Max.	209-BGA Max.	165-fBGA Max.	Unit
C _{ADDRESS}	Address Input Capacitance		6	6	6	pF
C _{DATA}	Data Input Capacitance	V _{DD} = 3.3V V _{DDO} = 2.5V	5	5	5	pF
C _{CTRL}	Control Input Capacitance	ν _{DDQ} – 2.5 ν	8	8	8	pF
C _{CLK}	Clock Input Capacitance		6	6	6	pF
C _{I/O}	Input/Output Capacitance		5	5	5	pF

AC Test Loads and Waveforms

3.3V I/O Test Load



2.5V I/O Test Load



Note:

14. Tested initially and after any design or process change that may affect these parameters.





Switching Characteristics Over the Operating Range^[19, 20]

		250	MHz	200	MHz	167 MHz		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{POWER}	V _{DD} (Typical) to the first access ^[15]	1		1		1		ms
Clock	•							
t _{CYC}	Clock Cycle Time	4.0		5.0		6.0		ns
t _{CH}	Clock HIGH	2.0		2.0		2.4		ns
t _{CL}	Clock LOW	2.0		2.0		2.4		ns
Output Times	•							
t _{CO}	Data Output Valid After CLK Rise		3.0		3.0		3.4	ns
t _{DOH}	Data Output Hold After CLK Rise	1.3		1.3		1.5		ns
t _{CLZ}	Clock to Low-Z ^[16, 17, 18]	1.3		1.3		1.5		ns
t _{CHZ}	Clock to High-Z ^[16, 17, 18]		3.0		3.0		3.4	ns
t _{OEV}	OE LOW to Output Valid		3.0		3.0		3.4	ns
t _{OELZ}	OE LOW to Output Low-Z ^[16, 17, 18]	0		0		0		ns
t _{OEHZ}	OE HIGH to Output High-Z ^[16, 17, 18]		3.0		3.0		3.4	ns
Set-up Times								
t _{AS}	Address Set-up Before CLK Rise	1.4		1.4		1.5		ns
t _{ADS}	ADSC, ADSP Set-up Before CLK Rise	1.4		1.4		1.5		ns
t _{ADVS}	ADV Set-up Before CLK Rise	1.4		1.4		1.5		ns
t _{WES}	GW, BWE, BW _X Set-up Before CLK Rise	1.4		1.4		1.5		ns
t _{DS}	Data Input Set-up Before CLK Rise	1.4		1.4		1.5		ns
t _{CES}	Chip Enable Set-Up Before CLK Rise	1.4		1.4		1.5		ns
Hold Times	<u> </u>				•			
t _{AH}	Address Hold After CLK Rise	0.4		0.4		0.5		ns
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.4		0.4		0.5		ns
t _{ADVH}	ADV Hold After CLK Rise	0.4		0.4		0.5		ns
t _{WEH}	GW, BWE, BW _X Hold After CLK Rise	0.4		0.4		0.5		ns
t _{DH}	Data Input Hold After CLK Rise	0.4		0.4		0.5		ns
t _{CEH}	Chip Enable Hold After CLK Rise	0.4		0.4		0.5		ns

Shaded areas contain advance information.

Notes:

^{15.} This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD}(minimum) initially before a read or write operation can be initiated.

^{16.} t_{CHZ}, t_{CLZ}, t_{DELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

17. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions

^{18.} This parameter is sampled and not 100% tested.


^{19.} Timing reference level is 1.5V when $V_{DDQ} = 3.3V$ and is 1.25V when $V_{DDQ} = 2.5V$.

^{20.} Test conditions shown in (a) of AC Test Loads unless otherwise noted.



Switching Waveforms

Read Cycle $Timing^{[21]}$




Note:

21. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)

Write Cycle Timing^[21, 22]




Note:

22. Full width write can be initiated by either $\overline{\text{GW}}$ LOW; or by $\overline{\text{GW}}$ HIGH, $\overline{\text{BWE}}$ LOW and $\overline{\text{BW}}_{X}$ LOW.



Switching Waveforms (continued)

$\textbf{Read/Write Cycle Timing}^{[21,\ 23,\ 24]}$




Notes:

23. The data bus (Q) remains in high-Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC. 24. GW is HIGH.



Switching Waveforms (continued)

 ${\bf ZZ\ Mode\ Timing}^{[27,\ 28]}$



Notes:25. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.
26. DQs are in high-Z when exiting ZZ sleep mode.





Ordering Information

Speed (MHz)	Ordering Code	Package Name	Part and Package Type	Operating Range
250	CY7C1480V33-250AXC CY7C1482V33-250AXC	A101	Lead-Free 100-lead 14 × 20 × 1.4 mm Thin Quad Flat Pack	Commercial
	CY7C1486V33-250BGC	BB209A	209-ball BGA (14 × 22 × 1.76 mm)	
	CY7C1480V33-250BZC CY7C1482V33-250BZC	BB165C	165 fBGA(15 x 17 x1.4 mm)	
	CY7C1486V33-250BGXC	BB209A	Lead-Free 209-ball BGA (14 × 22 × 1.76 mm)	
	CY7C1480V33-250BZXC CY7C1482V33-250BZXC	BB165C	Lead-Free 165 fBGA(15 x 17 x1.4 mm)	
200	CY7C1480V33-200AXC CY7C1482V33-200AXC	A101	Lead-Free 100-lead 14 × 20 × 1.4 mm Thin Quad Flat Pack	
	CY7C1486V33-200BGC	BB209A	209-ball BGA (14 × 22 × 1.76 mm)	
	CY7C1480V33-200BZC CY7C1482V33-200BZC	BB165C	165 fBGA(15 x 17 x1.4 mm)	
	CY7C1486V33-200BGXC	BB209A	Lead-Free 209-ball BGA (14 × 22 × 1.76 mm)	
	CY7C1480V33-200BZXC CY7C1482V33-200BZXC	BB165C	Lead-Free 165 fBGA(15 x 17 x1.4 mm)	
167	CY7C1480V33-167AXC CY7C1482V33-167AXC	A101	Lead-Free 100-lead 14 × 20 × 1.4 mm Thin Quad Flat Pack	
	CY7C1486V33-167BGC	BB209A	209-ball BGA (14 × 22 × 1.76 mm)	
	CY7C1480V33-167BZC CY7C1482V33-167BZC	BB165C	165 fBGA(15 x 17x1.4 mm)	
	CY7C1486V33-167BGXC	BB209A	Lead-Free 209-ball BGA (14 x 22 x 1.76 mm)	
	CY7C1480V33-167BZXC CY7C1482V33-167BZXC	BB165C	Lead-Free 165 fBGA(15 x 17x1.4 mm)	


Shaded areas contain advance information.
Please contact your local sales representative for availability of these parts.
Lead-free BG packages (Ordering Code: BGX) will be available in 2005.

Notes:
27. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.
28. DQs are in high-Z when exiting ZZ sleep mode



Package Diagrams


100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101





Package Diagrams (continued)


209-Ball FBGA (14 x 22 x 1.76 mm) BB209A





Package Diagrams (continued)

165-Ball FBGA (15 x 17 x 1.40 mm) BB165C



51-85165-*A

i486 is a trademark, and Intel and Pentium are registered trademarks of Intel Corporation. PowerPC is a trademark of IBM Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.





Document History Page

Document Title: CY7C1480V33/CY7C1482V33/CY7C1486V3372-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM Document Number: 38-05283

Documen	t Number: 38	7 00200		
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	114670	08/06/02	PKS	New Data Sheet
*A	118281	01/21/03	HGK	Changed t _{CO} from 2.4 to 2.6 ns for 250 MHz Updated features on page 1 for package offering Removed 30-MHz offering Updated Ordering Information Changed Advanced Information to Preliminary
*B	233368	See ECN	NJY	Changed timing diagrams Changed logic block diagrams Modified Functional Description Modified "Functional Overview" section Added boundary scan order for all packages Included thermal numbers and capacitance values for all packages Included IDD and ISB values Removed 250-MHz speed grade offering and included 225-MHz speed bin Changed package outline for 165FBGA package and 209-ball BGA package Removed 119-BGA package offering
*C	299452	See ECN	SYT	Removed 225-MHz offering and included 250-MHz speed bin Changed t_{CYC} from 4.4 ns to 4.0 ns for 250-MHz Speed Bin Changed Θ_{JA} from 16.8 to 24.63 °C/W and Θ_{JC} from 3.3 to 2.28 °C/W for 100 TQFP Package on Page # 20 Added lead-free information for 100-Pin TQFP, 165 FBGA and 209 BGA Packages. Added comment of 'Lead-free BG packages availability' below the Ordering Information