

# 4Mb (256K x 16) Pseudo Static RAM

#### Features

- Wide voltage range: 2.70V-3.30V
- Access Time: 70ns
- · Ultra-low active power
  - Typical active current: 2.0mA @ f = 1 MHz
- Typical active current: 13mA @ f = f<sub>max</sub>
- Ultra low standby power
- Automatic power-down when deselected
- · CMOS for optimum speed/power
- · Offered in a 48 Ball BGA Package


#### Functional Description<sup>[1]</sup>

The CG6257AM is a high-performance CMOS Pseudo static RAM organized as 256K words by 16 bits that supports an asynchronous memory interface. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>®</sup> (MoBL) in portable applications such as cellular telephones. The device can be put into standby mode reducing power consumption by more than 99% The device can also be put into standby mode

when deselected ( $\overline{CE}$  HIGH or both  $\overline{BHE}$  and  $\overline{BLE}$  are HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected ( $\overline{CE}$  HIGH), outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW and  $\overline{WE}$  LOW). The addresses must not be toggled once the read is started on the device.

<u>Writing</u> to the device is accomplished by taking Chip Enables (CE LOW) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>).

Reading from the device is accomplished by taking Chip Enables (CE LOW) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on  $I/O_0$  to  $I/O_7$ . If Byte High Enable (BHE) is LOW, then data from memory will appear on  $I/O_8$  to  $I/O_{15}$ . See the truth table at the back of this datasheet for a complete description of read and write modes




#### Note:

1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



# Pin Configuration<sup>[2, 3, 4]</sup>



#### Note:

- DNU pins have to be left floating. Ball H1, G2 and ball H6 for the FBGA package can be used to upgrade to a 8M, 16M and a 32M density respectively. NC "no connect" not connected internally to the die. 2. 3. 4.



# CG6257AM

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.)
Storage Temperature65°C to + 150°C
Ambient Temperature with Power Applied–55°C to + 125°C
Supply Voltage to Ground Potential0.4V to 4.6V

DC Voltage Applied to Outputs in High Z State <sup>[5, 6, 7]</sup>	–0.4V to 3.3V
DC Input Voltage <sup>[5, 6, 7]</sup>	
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

# **Operating Range**<sup>[9]</sup>

Device	Range	Ambient Temperature	V <sub>cc</sub>
CG6257AM	Industrial	–25°C to +85°C	2.70V to 3.30V

#### **Product Portfolio**

							Power D	issipatio	n	
Product	V <sub>CC</sub> Range (V)			Speed (ns)	(	Operating I <sub>CC</sub> (mA)			Standby L (uA)	
		( - <b>)</b>	f = 1	f = 1MHz		f = f <sub>max</sub>		Standby I <sub>SB2</sub> (µA)		
	Min.	<b>Typ.</b> <sup>[8]</sup>	Max.		Typ. <sup>[8]</sup>	Max.	Typ. <sup>[8]</sup>	Max.	Typ. <sup>[8]</sup>	Max.
CG6257AM	2.70	3.0	3.30	70	2	4	13	17	55	80

#### Notes:

V<sub>IL(MIN)</sub> = -0.5V for pulse durations less than 20ns.
 V<sub>IH(Max)</sub> = Vcc + 0.5V for pulse durations less than 20ns.
 Overshoot and undershoot specifications are characterized and are not 100% tested.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.
 Vcc must be at minimal operational levels before inputs are turned ON.



# Electrical Characteristics Over the Operating Range

				CC	G6257AM-7	70	
Parameter	Description Test Conditions				Typ. <sup>[8]</sup>	Max.	Unit
V <sub>CC</sub>	Supplay Voltage			2.7		3.3	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 2.70V	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.0mA	V <sub>CC</sub> = 2.70V			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 2.7V to 3.3V	V <sub>CC</sub> = 2.7V to 3.3V			V <sub>CC</sub> +0.3V	V
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = 2.7V to 3.3V(F = 0)	-0.3		0.4	V	
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$	-1		+1	μA	
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_O \leq V_{CC}$ , Output Disabl	ed	-1		+1	μA
I <sub>CC</sub>		$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$		13	17	mA
	Current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels		2.0	4	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current — CMOS Inputs	$\label{eq:cell} \begin{array}{l} \hline CE \geq V_{CC} - 0.2V \\ V_{IN} \geq V_{CC} - 0.2V, \ V_{IN} \leq 0.2V) \\ f = f_{MAX} (Address and Data \\ Only), \\ f = 0 (OE, \overline{WE}, \overline{BHE} \text{ and } \overline{BLE}), \\ V_{CC} = 3.30V \end{array}$	Vcc = 3.3V			350	μΑ
I <sub>SB2</sub>	Automatic CE Power-Down Current — CMOS Inputs	$\label{eq:cellson} \begin{split} \overline{CE} &\geq V_{CC} - 0.2V \\ V_{IN} &\geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V, \\ f &= 0, \ V_{CC} = 3.30V \end{split}$	Vcc = 3.3V		55	80	μΑ

# Capacitance<sup>[10]</sup>

Parameter	Description	Max.	Unit	
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz,$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

# Thermal Resistance<sup>[10]</sup>


Description	Test Conditions	Symbol	BGA	Unit
Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	$\Theta_{JA}$	55	°C/W
Thermal Resistance (Junction to Case)		$\Theta_{JC}$	16	°C/W

Note:

10. Tested initially and after any design or process changes that may affect these parameters.



#### AC Test Loads and Waveforms



Parameters	3.0V V <sub>CC</sub>	Unit
R1	1179	Ω
R2	1941	Ω
R <sub>TH</sub>	733	Ω
V <sub>TH</sub>	1.87	V



#### Switching Characteristics Over the Operating Range<sup>[11]</sup>

		70	ns		
Parameter	Description	Min.	Max.	Unit	
READ CYCLE					
t <sub>RC</sub>	Read Cycle Time	70		ns	
t <sub>AA</sub>	Address to Data Valid		70	ns	
t <sub>OHA</sub>	Data Hold from Address Change	10		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns	
t <sub>LZOE</sub>	OE LOW to LOW Z <sup>[12, 14]</sup>	5		ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[12, 14]</sup>		25	ns	
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[12, 14]</sup>	5		ns	
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[12, 14]</sup>		25	ns	
t <sub>DBE</sub>	BLE / BHE LOW to Data Valid		70	ns	
t <sub>LZBE</sub>	BLE / BHE LOW to Low Z <sup>[12, 14]</sup>	5		ns	
t <sub>HZBE</sub>	BLE / BHE HIGH to HIGH Z <sup>[12, 14]</sup>		25	ns	
t <sub>sk</sub>	Address Skew		0	ns	
WRITE CYCLE <sup>[13]</sup>					
t <sub>WC</sub>	Write Cycle Time	70		ns	
t <sub>SCE</sub>	CE LOW to Write End	60		ns	
t <sub>AW</sub>	Address Set-Up to Write End	60		ns	
t <sub>HA</sub>	Address Hold from Write End	0		ns	
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns	
t <sub>PWE</sub>	WE Pulse Width	45		ns	
t <sub>BW</sub>	BLE / BHE LOW to Write End	60		ns	
t <sub>SD</sub>	Data Set-Up to Write End	45		ns	
t <sub>HD</sub>	Data Hold from Write End	0		ns	
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[12, 14]</sup>		25	ns	
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[12, 14]</sup>	5		ns	


Notes:

Notes:
 Test conditions for all parameters other than tri-state parameters assume signal transition time of 1ns/V, timing reference levels of V<sub>CC(typ</sub>)/2, input pulse levels of 0V to V<sub>CC(typ</sub>), and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the "AC Test Loads and Waveforms" section..
 t<sub>HZOE</sub>, t<sub>HZEE</sub>, t<sub>HZEE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedence state...
 The internal Write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write
 High-Z and Low-Z parameters are characterized and are not 100% tested. .




# **Switching Waveforms**










 Note:

 15.
 WE is HIGH for Read Cycle.

 16.
 Addresses should not be toggled after the start of a read cycle



#### Switching Waveforms (continued)





Notes:

17. Data I/O is high impedance if OE = V<sub>IH</sub>.
18. If Chip Enable goes INACTIVE with WE = V<sub>IH</sub>, the output remains in a high-impedance state.
19. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.



# Switching Waveforms (continued)







# Truth Table<sup>[20]</sup>

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
Х	Х	Х	Н	Н	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data Out (I/O0 – I/O15)	Read	Active (I <sub>CC</sub> )
L	н	L	н	L	Data Out (I/O0 – I/O7); High Z (I/O8 – I/O15)	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	High Z (I/O0 – I/O7); Data Out (I/O8 – I/O15)	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O0 – I/O15)	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O0 – I/O7); High Z (I/O8 – I/O15)	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	High Z (I/O0 – I/O7); Data In (I/O8 – I/O15)	Write	Active (I <sub>CC</sub> )

**Note:** 20. H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't Care

# **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CG6257AM	BA48K	48-ball Fine Pitch BGA (6 mm × 8mm × 1.2 mm)	Industrial




PRELIMINARY

#### Package

48-Ball (6 mm x 8mm x 1.2 mm) FBGA BA48K





51-85193-\*A

MoBL and More Battery Life are trademarks of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders

38-XXXXX

Page - 11 - of 12

© Weida Semiconductor, Inc., 2002. The information contained herein is subject to change without notice. Weida Semiconductor assumes no responsibility for the use of any circuitry other than circuitry embodied in a Weida Semiconductor product. Nor does it convey or imply any license under patent or other rights. Weida Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Weida Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Weida Semiconductor against all charges.



	Document Title: CG6257AM MoBL3 <sup>®</sup> 4Mb (256K x 16) Pseudo Static RAM Document Number: 38-XXXXX							
REV.	ECN NO.	lssue Date	Orig. of Change	Description of Change				
**		10/21/03	MPR	New Datasheet				