



3.3V CMOS Buffer Clock Driver

Features


- Advanced CMOS Technology
- Guaranteed low skew < 500pS (max.)
- Very low duty cycle distortion < 1.0nS (max)
- Very low CMOS power levels
- TTL compatible inputs and outputs
- Inputs can be driven from 3.3V or 5V components
- Two independent output banks with 3-state control
- 1:5 fanout per bank
- "Heartbeat" monitor output
- $V_{CC} = 3.3V \pm 0.3V$
- Available in SSOP, SOIC and QSOP Packages

Functional Description


The ASM2P3805AH is a 3.3V, non-inverting clock driver built using advanced CMOS technology. The device consists of two banks of drivers, each with a 1:5 fanout and its own output enable control. The device has a "heartbeat" monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document. The ASM2P3805AH offers low capacitance inputs.

The ASM2P3805AH is designed for high speed clock distribution where signal quality and skew are critical. The ASM2P3805AH also allows single point-to-point transmission line driving in applications such as address distribution, where one signal must be distributed to multiple receivers with low skew and high signal quality.

Block Diagram



Pin Diagram





rev 0.2

Pin Description

Pin #	Pin Names	Description
9,12	$\overline{OE}_A, \overline{OE}_B$	3-State Output Enable Inputs (Active LOW)
10,11	IN_A, IN_B	Clock Inputs
2,3,4,6,7	OA_1-OA_5	Clock Outputs
19,18,17,15,14	OB_1-OB_5	Clock Outputs
1	V_{CCA}	Power supply for Bank A
20	V_{CCB}	Power supply for Bank B
5	GND_A	Ground for Bank A
16	GND_B	Ground for Bank B
8	GND_Q	Ground
13	MON	Monitor Output

Function Table

Inputs		Outputs	
$\overline{OE}_A, \overline{OE}_B$	IN_A, IN_B	OA_n, OB_n	MON
L	L	L	L
L	H	H	H
H	L	Z	L
H	H	Z	H

Note: H = HIGH; L = LOW; Z = High-Impedance

Capacitance ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter ¹	Conditions	Typ	Max	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	4.5	6	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	5.5	8	pF

Note: 1 This parameter is measured at characterization but not tested.



rev 0.2

Absolute Maximum Ratings¹

Symbol	Description	Max	Unit
V_{TERM}^2	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V_{TERM}^3	Terminal Voltage with Respect to GND	-0.5 to +7	V
V_{TERM}^4	Terminal Voltage with Respect to GND	-0.5 to $V_{\text{CC}}+0.5$	V
I_{OUT}	DC Output Current	-60 to +60	mA
T_{STG}	Storage Temperature	-65 to +150	°C
T_{J}	Junction Temperature	150	°C
T_{s}	Max. Soldering Temperature (10 sec)	260	°C
T_{DV}	Static Discharge Voltage (As per JEDEC STD 22- A114-B)	2	KV

Note: 1 These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

2. V_{CC} terminals.
3. Input terminals.
4. Outputs and I/O terminals.

PRELIMINARY



rev 0.2

DC Electrical Characteristics over Operating Range

Following Conditions Apply Unless Otherwise Specified

Commercial: $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$; Industrial: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$

Symbol	Parameter	Test Conditions ¹		Min	Typ ²	Max	Unit
V_{IH}	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	-	5.5	V
	Input HIGH Level (I/O pins)			2	-	$V_{CC} + 0.5$	
V_{IL}	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	-	0.8	V
I_{IH}	Input HIGH Current (Input pins)	$V_{CC} = \text{Max.}$	$V_I = 5.5\text{V}$	-	-	± 1	μA
	Input HIGH Current (I/O pins)		$V_I = V_{CC}$	-	-	± 1	
I_{IL}	Input LOW Current (Input pins)	$V_{CC} = \text{Max.}$	$V_I = \text{GND}$	-	-	± 1	
	Input LOW Current (I/O pins)		$V_I = \text{GND}$	-	-	± 1	
I_{OZH}	High Impedance Output Current (3-State Output Pins)	$V_{CC} = \text{Max.}$	$V_O = V_{CC}$	-	-	± 1	μA
I_{OZL}			$V_O = \text{GND}$	-	-	± 1	
V_{IK}	Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$		-	-0.7	-1.2	V
I_{ODH}	Output HIGH Current	$V_{CC} = 3.3\text{V}, V_{IN} = V_{IH}$ or $V_{IL}, V_O = 1.5\text{V}$ ³		-36	-60	-110	mA
I_{ODL}	Output LOW Current	$V_{CC} = 3.3\text{V}, V_{IN} = V_{IH}$ or $V_{IL}, V_O = 1.5\text{V}$ ³		50	90	200	mA
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -0.1\text{mA}$	$V_{CC} - 0.2$	-	-	V
			$I_{OH} = -8\text{mA}$	2.4 ⁵	3	-	
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 0.1\text{mA}$	-	-	0.2	V
			$I_{OL} = 16\text{mA}$	-	0.2	0.4	
			$I_{OL} = 24\text{mA}$	-	0.3	0.5	
I_{OFF}	Input Power Off Leakage	$V_{CC} = 0\text{V}, V_{IN} = 4.5\text{V}$		-	-	± 1	μA
I_{OS}	Short Circuit Current ⁴	$V_{CC} = \text{Max.}, V_O = \text{GND}$ ³		-60	-135	-240	mA
V_H	Input Hysteresis	-		-	150	-	mV
I_{CCL} I_{CCH} I_{CCZ}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} = \text{GND}$ or V_{CC}		-	0.1	10	μA

Notes: 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at $V_{CC} = 3.3\text{V}$, $+25^\circ\text{C}$ ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. This parameter is guaranteed but not tested.

5. $V_{OH} = V_{CC} - 0.6\text{V}$ at rated current.



rev 0.2

Power Supply Characteristics

Symbol	Parameter	Test Conditions ¹	Min	Typ ²	Max	Unit	
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max. } V_{IN} = V_{CC} - 0.6V^3$	-	10	30	μA	
I_{CCD}	Dynamic Power Supply Current ⁴	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE}_A = \overline{OE}_B = \text{GND}$ Per Output Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	-	0.035	0.06	mA/ MHz
I_C	Total Power Supply Current ⁶	$V_{CC} = \text{Max.}$ Outputs Open $f_O = 25\text{MHz}$ 50% Duty Cycle $\overline{OE}_A = \overline{OE}_B = V_{CC}$ Mon. Output Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	-	0.9	1.6	mA
		$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$	-	0.9	1.6		
		$V_{CC} = \text{Max.}$ Outputs Open $f_O = 50\text{MHz}$ 50% Duty Cycle $\overline{OE}_A = \overline{OE}_B = \text{GND}$ Eleven Outputs Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	-	20	33^5	
		$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$	-	20	33^5		

Notes:

- For conditions shown as Max or Min, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 3.3V$, $+25^\circ\text{C}$ ambient.
- Per TTL driven input ($V_{IN} = V_{CC} - 0.6V$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_C formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_O N_O)$
 $I_{CC} = \text{Quiescent Current } (I_{CCL}, I_{CCH} \text{ and } I_{CCZ})$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = V_{CC} - 0.6V)$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_O = \text{Output Frequency}$
 $N_O = \text{Number of Outputs at } f_O$
 All currents are in milliamps and all frequencies are in megahertz.



rev 0.2

Switching Characteristics Over Operating Range – Commercial^{3,4}

Symbol	Parameter	Conditions ¹	ASM2P3805A		ASM2P3805AH		Unit
			Min ²	Max	Min ²	Max	
t _{PLH} t _{PHL}	Propagation Delay IN _A to OA _n , IN _B to OB _n	C _L = 50pF R _L = 500Ω	1.5	5.8	1.5	5	nS
t _R	Output Rise Time (0.8V to 2.0V)		-	2	-	2	nS
t _F	Output Fall Time (2.0V to 0.8V)		-	2	-	2	nS
t _{SK(O)}	Output skew: skew between outputs of all banks of same package (inputs tied together)		-	0.5	-	0.5	nS
t _{SK(P)}	Pulse skew: skew between opposite transitions of same output (t _{PHL} – t _{PLH})		-	1	-	1	nS
t _{SK(T)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		-	1.5	-	1.2	nS
t _{PZL} t _{PZH}	Output Enable Time OE _A to OA _n , OE _B to OB _n		1.5	6.5	1.5	6	nS
t _{PLZ} t _{PHZ}	Output Disable Time OE _A to OA _n , OE _B to OB _n		1.5	5.5	1.5	5	nS

Switching Characteristics Over Operating Range – Industrial^{3,4}

Symbol	Parameter	Conditions ¹	ASM2P3805A		ASM2P3805AH		Unit
			Min ²	Max	Min ²	Max	
t _{PLH} t _{PHL}	Propagation Delay IN _A to OA _n , IN _B to OB _n	C _L = 50pF R _L = 500Ω	1.5	5.8	1.5	5.2	nS
t _R	Output Rise Time (0.8V to 2.0V)		-	2	-	2	nS
t _F	Output Fall Time (2.0V to 0.8V)		-	2	-	2	nS
t _{SK(O)}	Output skew: skew between outputs of all banks of same package (inputs tied together)		-	0.6	-	0.6	nS
t _{SK(P)}	Pulse skew: skew between opposite transitions of same output (t _{PHL} – t _{PLH})		-	1	-	1	nS
t _{SK(T)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		-	1.5	-	1.2	nS
t _{PZL} t _{PZH}	Output Enable Time OE _A to OA _n , OE _B to OB _n		1.5	6.5	1.5	6	nS
t _{PLZ} t _{PHZ}	Output Disable Time OE _A to OA _n , OE _B to OB _n		1.5	5.5	1.5	5	nS

Note: 1. See test circuits and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.


3. t_{PLH}, t_{PHL}, t_{SK(O)} are production tested. All other parameters guaranteed but not production tested.

4. Propagation delay range indicated by Min. and Max. limit is due to V_{CC}, operating temperature and process parameters. These propagation delay limits do not imply skew.




rev 0.2


Test Circuits and Waveforms




Test Circuits for All Outputs



Package Delay



Pulse Skew - tSK(P)



Output Skew - tSK(X)


Switch Position

Test	Switch
Disable Low Enable Low	6V
Disable High Enable High	GND

Definitions:


C_L = Load capacitance: includes jig and probe capacitance.

R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.



$$tSK(o) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$

Output Skew - tSK(O)



$$tSK(t) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$

Package Skew - tSK(T)

NOTES:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: $f \leq 1.0\text{MHz}$; $t_r \leq 2.5\text{ns}$; $t_f \leq 2.5\text{ns}$



rev 0.2

Package Information


20-lead SSOP (150 mil) Package



Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A	0.053	0.069	1.346	1.753
A1	0.004	0.010	0.102	0.254
A2	0.059	1.499
D	0.337	0.344	8.560	8.738
c	0.007	0.012	0.178	0.274
E	0.228	0.244	5.791	6.198
E1	0.150	0.157	3.810	3.988
L	0.016	0.035	0.406	0.890
L1	0.010 BASIC		0.254 BASIC	
b	0.203	0.325	0.008	0.014
R1	0.003	0.08
a	0°	8°	0°	8°
e	0.025 BASIC		0.635 BASIC	




20-lead QSOP Package



Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A	0.060	0.068	1.52	1.73
A1	0.004	0.008	0.10	0.20
b	0.009	0.012	0.23	0.30
c	0.007	0.010	0.18	0.25
D	0.337	0.344	8.56	8.74
E	0.150	0.157	3.81	3.99
e	0.025 BSC		0.64 BSC	
H	0.230	0.244	5.84	6.20
h	0.010	0.016	0.25	0.41
L	0.016	0.035	0.41	0.89
S	0.056	0.060	1.42	1.52
a	0°	8°	0°	8°



20L SOIC Package (300 mil)



Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A	0.093	0.104	2.35	2.65
A1	0.004	0.012	0.10	0.30
A2	0.088	0.094	2.25	2.40
D	0.496	0.512	12.60	13.00
L	0.016	0.050	0.40	1.27
E1	0.291	0.299	7.40	7.60
R1	0.003	0.08
b	0.013	0.022	0.33	0.56
c	0.009	0.015	0.23	0.38
E	0.394	0.419	10.00	10.65
e	0.050 BSC		1.27 BSC	
a	0°	8°	0°	8°



rev 0.2

Ordering Information

Part Number	Marking	Package Type	Temperature
ASM2P3805AHG-20-AR	2P3805AHG	20-Pin SSOP, TAPE & REEL, Green	Commercial
ASM2P3805AHG-20-AT	2P3805AHG	20-Pin SSOP, TUBE, Green	Commercial
ASM2P3805AHG-20-DR	2P3805AHG	20-Pin QSOP, TAPE & REEL, Green	Commercial
ASM2P3805AHG-20-DT	2P3805AHG	20-Pin QSOP, TUBE, Green	Commercial
ASM2P3805AHG-20-SR	2P3805AHG	20-Pin SOIC, TAPE & REEL, Green	Commercial
ASM2P3805AHG-20-ST	2P3805AHG	20-Pin SOIC, TUBE, Green	Commercial
ASM2I3805AHG-20-AR	2I3805AHG	20-Pin SSOP, TAPE & REEL, Green	Industrial
ASM2I3805AHG-20-AT	2I3805AHG	20-Pin SSOP, TUBE, Green	Industrial
ASM2I3805AHG-20-DR	2I3805AHG	20-Pin QSOP, TAPE & REEL, Green	Industrial
ASM2I3805AHG-20-DT	2I3805AHG	20-Pin QSOP, TUBE, Green	Industrial
ASM2I3805AHG-20-SR	2I3805AHG	20-Pin SOIC, TAPE & REEL, Green	Industrial
ASM2I3805AHG-20-ST	2I3805AHG	20-Pin SOIC, TUBE, Green	Industrial
ASM2P3805AG-20-AR	2P3805AG	20-Pin SSOP, TAPE & REEL, Green	Commercial
ASM2P3805AG-20-AT	2P3805AG	20-Pin SSOP, TUBE, Green	Commercial
ASM2P3805AG-20-DR	2P3805AG	20-Pin QSOP, TAPE & REEL, Green	Commercial
ASM2P3805AG-20-DT	2P3805AG	20-Pin QSOP, TUBE, Green	Commercial
ASM2P3805AG-20-SR	2P3805AG	20-Pin SOIC, TAPE & REEL, Green	Commercial
ASM2P3805AG-20-ST	2P3805AG	20-Pin SOIC, TUBE, Green	Commercial
ASM2I3805AG-20-AR	2I3805AG	20-Pin SSOP, TAPE & REEL, Green	Industrial
ASM2I3805AG-20-AT	2I3805AG	20-Pin SSOP, TUBE, Green	Industrial
ASM2I3805AG-20-DR	2I3805AG	20-Pin QSOP, TAPE & REEL, Green	Industrial
ASM2I3805AG-20-DT	2I3805AG	20-Pin QSOP, TUBE, Green	Industrial
ASM2I3805AG-20-SR	2I3805AG	20-Pin SOIC, TAPE & REEL, Green	Industrial
ASM2I3805AG-20-ST	2I3805AG	20-Pin SOIC, TUBE, Green	Industrial



rev 0.2

Device Ordering Information

A S M 2 P 3 8 0 5 A H G - 2 0 - D R

R = Tape & reel, T = Tube or Tray

O = SOT	U = MSOP
S = SOIC	E = TQFP
T = TSSOP	L = LQFP
A = SSOP	U = MSOP
V = TVSOP	P = PDIP
B = BGA	D = QSOP
Q = QFN	X = SC-70

DEVICE PIN COUNT


F = LEAD FREE AND RoHS COMPLIANT PART
G = GREEN PACKAGE

PART NUMBER

X = Automotive (-40C to +125C)	I = Industrial (-40C to +85C)	P or n/c = Commercial (0C to +70C)
--------------------------------	-------------------------------	------------------------------------

1 = Reserved	6 = Power Management
2 = Non PLL based	7 = Power Management
3 = EMI Reduction	8 = Power Management
4 = DDR support products	9 = Hi Performance
5 = STD Zero Delay Buffer	0 = Reserved

ALLIANCE SEMICONDUCTOR MIXED SIGNAL PRODUCT



Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.



Alliance Semiconductor Corporation
2575, Augustine Drive,
Santa Clara, CA 95054
Tel# 408-855-4900
Fax: 408-855-4999
www.alsc.com

Copyright © Alliance Semiconductor
All Rights Reserved
Part Number: ASM2P3805AH
Document Version: 0.2

Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to Alliance Semiconductor, dated 11-11-2003

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warranty to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.