

512K × 2 BANKS × 16 BITS SDRAM

Table of Content-

1.	GENE	ERAL DESCRIPTION	3
2.	FEAT	URES	3
3.	PART	NUMBER INFORMATION	3
4.	PIN C	ONFIGURATION	4
5.	PIN D	ESCRIPTION	5
6.	BLOC	CK DIAGRAM	6
7.	FUNC	CTIONAL DESCRIPTION	7
	7.1	Power Up and Initialization	7
	7.2	Programming Mode Register	7
	7.3	Bank Activate Command	7
	7.4	Read and Write Access Modes	7
	7.5	Burst Read Command	8
	7.6	Burst Write Command	8
	7.7	Read Interrupted by a Read	8
	7.8	Read Interrupted by a Write	8
	7.9	Write Interrupted by a Write	8
	7.10	Write Interrupted by a Read	8
	7.11	Burst Stop Command	9
	7.12	Addressing Sequence of Sequential Mode	9
	7.13	Addressing Sequence of Interleave Mode	9
	7.14	Auto-precharge Command	10
	7.15	Precharge Command	10
	7.16	Self Refresh Command	10
	7.17	Power Down Mode	
	7.18	No Operation Command	
	7.19	Deselect Command	
	7.20	Clock Suspend Mode	
8.		E OF OPERATING MODES	
9.		DLUTE MAXIMUM RATINGS	
10.	RECO	DMMENDED DC OPERATING CONDITIONS	13
11.	CAPA	CITANCE	13
12.	DC C	HARACTERISTICS	14

W9816G6CH



13.	AC CH	HARACTERISTICS	15
14.	TIMIN	G WAVEFORMS	17
	14.1	Command Input Timing	17
	14.2	Read Tming	18
	14.3	Control Timing of Input/Output Data	19
	14.4	Mode Register Set Cycle	20
	14.5	Interleaved Bank Read	21
	14.6	Interleaved Bank Read	22
	14.7	Interleaved Bank Read	23
	14.8	Interleaved Bank Read	24
	14.9	Interleaved Bank Write	25
	14.10	Interleaved Bank Write	26
	14.11	Page Mode Read	27
	14.12	Page Mode Read/Write	28
	14.13	AutoPrecharge Read	29
	14.14	AutoPrecharge Write	30
	14.15	AutoRefresh Cycle	31
	14.16	SelfRefresh Cycle	32
	14.17	Bust Read and Single Write	33
	14.18	PowerDown Mode	34
	14.19	Autoprecharge Timing	35
	14.20	Autoprecharge Timing	36
	14.21	Timing Chart of Write-to-Read Cycle	37
	14.22	Timing Chart of Burst Stop Cycle	37
	14.23	Timing Chart of Burst Stop Cycle (Prechare Command)	38
	14.24	CKE/DQM Input Timing	39
	14.25	CKE/DQM Input Timing	40
	14.26	Self Refresh/Power Down Mode Exit Timing	41
5.	PACK	AGE DIMENSIONS	42
	15.1	50L-TSOP (II) 400 mill	42
6.	REVIS	SION HISTORY	43



1. GENERAL DESCRIPTION

W9816G6CH is a high-speed synchronous dynamic random access memory (SDRAM), organized as 512K words \times 2 banks \times 16 bits. Using pipelined architecture and 0.13 μ m process technology, W9816G6CH delivers a data bandwidth of up to 400M bytes per second (-5). For different applications the W9816G6CH is sorted into the following speed grades: -5, -6, -7. The -5 parts can run up to 200Mhz/CL3. The -6 parts can run up to 166Mhz/CL3. The -7 parts can run up to 143Mhz/CL3. For handheld device application.

Accesses to the SDRAM are burst oriented. Consecutive memory location in one page can be accessed at a burst length of 1, 2, 4, 8 or full page when a bank and row is selected by an ACTIVE command. Column addresses are automatically generated by the SDRAM internal counter in burst operation. Random column read is also possible by providing its address at each clock cycle. The multiple bank nature enables interleaving among internal banks to hide the precharging time.

By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. W9816G6CH is ideal for main memory in high performance applications.

2. FEATURES

- 3.3 /3.3 +/- 10% power supply
- 524,288 words x 2 banks x 16 bits organization
- CAS latency: 2 and 3
- Burst Length: 1, 2, 4, 8, and full page
- Burst read, Single Write Mode
- Byte data controlled by UDQM and LDQM
- Auto-precharge and controlled precharge
- 4K refresh cvcles/64 mS
- Interface: LVTTL
- Packaged in 50-pin, 400 mil TSOP II, using PB free with RoHS compliant.


3. PART NUMBER INFORMATION

PART NUMBER	SPEED (CL=3)	SELF REFRESH CURRENT (MAX.)
W9816G6CH-5	200MHz	2mA
W9816G6CH-6	166MHz	2mA
W9816G6CH-7	143MHz	2mA

W9816G6CH



4. PIN CONFIGURATION






5. PIN DESCRIPTION

PIN NUMBER PIN NAME FUNCTION DESCRIPTION									
		FUNCTION	DESCRIPTION						
20–24, 27–32	A0-A10	Address	Multiplexed pins for row and column address. Row address: A0–A10. Column address: A0–A7.						
19	ВА	Bank Select	Select bank to activate during row address latch time, or bank to read/write during column address latch time.						
2, 3, 5, 6, 8, 9, 11, 12, 39, 40, 42, 43, 45, 46, 48, 49	DQ0-DQ15	Data Input/ Output	Multiplexed pins for data input and output.						
18	cs	Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.						
17	RAS	Row Address Strobe	Command input. When sampled at the rising edge of the clock, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ define the operation to be executed.						
16	CAS	Column Address Strobe	Referred to RAS						
15	\overline{WE}	Write Enable	Referred to RAS						
36, 14	UDQM/ LDQM	Input/Output Mask	The output buffer is placed at Hi-Z (with latency of 2) when DQM is sampled high in read cycle. In write cycle, sampling DQM high will block the write operation with zero latency.						
35	CLK	Clock Inputs	System clock used to sample inputs on the rising edge of clock.						
34	CKE	Clock Enable	CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.						
1, 25	Vcc	Power (+3.3V)	Power for input buffers and logic circuit inside DRAM.						
26, 50	Vss	Ground	Ground for input buffers and logic circuit inside DRAM.						
7, 13, 38, 44,	VccQ	Power (+3.3V) for I/O buffer	Separated power from Vcc, used for output buffers to improve noise immunity.						
4, 10, 41, 47	VssQ	Ground for I/O buffer	Separated ground from Vss, used for output buffers to improve noise immunity.						
33, 37	NC	No Connection	No connection. (NC pin should be connected to GND or floating)						



6. BLOCK DIAGRAM





7. FUNCTIONAL DESCRIPTION

7.1 Power Up and Initialization

The default power up state of the mode register is unspecified. The following power up and initialization sequence need to be followed to guarantee the device being preconditioned to each user specific needs during power up, all Vcc and VccQ pins must be ramp up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power up voltage must not exceed Vcc +0.3V on any of the input pins or Vcc supplies. After power up, an initial pause of 200 μS is required followed by a precharge of all banks using the precharge command. To prevent data contention on the DQ bus during power up, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. An additional eight Auto Refresh cycles (CBR) are also required before or after programming the Mode Register to ensure proper subsequent operation.

7.2 Programming Mode Register

After initial power up, the Mode Register Set Command must be issued for proper device operation. All banks must be in a precharged state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. The Mode Register Set Command is activated by the low signals of RAS, CAS, CS and WE at the positive edge of the clock. The address input data during this cycle defines the parameters to be set as shown in the Mode Register Operation table. A new command may be issued following the mode register set command once a delay equal to tresc has elapsed. Please refer to the next page for Mode Register Set Cycle and Operation Table.

7.3 Bank Activate Command

The Bank Activate command must be applied before any Read or Write operation can be executed. The operation is similar to \overline{RAS} activate in EDO DRAM. The delay from when the Bank Activate command is applied to when the first read or write operation can begin must not be less than the RAS to CAS delay time (t_{RCD}). Once a bank has been activated it must be precharged before another Bank Activate command can be issued to the same bank. The minimum time interval between successive Bank Activate commands to the same bank is determined by the RAS cycle time of the device (t_{RC}). The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank-to-Bank delay time (t_{RRD}). The maximum time that each bank can be held active is specified as t_{RAS} (max.).

7.4 Read and Write Access Modes

 $\overline{\text{RAS}}$ high and $\overline{\text{CAS}}$ low at the clock rising edge after minimum of t_{RCD} delay. $\overline{\text{WE}}$ pin voltage level defines whether the access cycle is a read operation ($\overline{\text{WE}}$ high), or a write operation ($\overline{\text{WE}}$ low). The address inputs determine the starting column address. Reading or writing to a different row within an activated bank requires the bank be precharged and a new Bank Activate command be issued. When more than one bank is activated, interleaved bank Read or Write operations are possible. By using the programmed burst length and alternating the access and precharge operations between multiple banks, seamless data access operation among many different pages can be realized. Read or Write Commands can also be issued to the same bank or between active banks on every clock cycle.



7.5 Burst Read Command

The Burst Read command is initiated by applying logic low level to $\overline{\text{CS}}$ and $\overline{\text{CAS}}$ while holding $\overline{\text{RAS}}$ and $\overline{\text{WE}}$ high at the rising edge of the clock. The address inputs determine the starting column address for the burst. The Mode Register sets type of burst (sequential or interleave) and the burst length (1, 2, 4, 8, full page) during the Mode Register Set Up cycle. Table 2 and 3 in the next page explain the address sequence of interleave mode and sequence mode.

7.6 Burst Write Command

The Burst Write command is initiated by applying logic low level to \overline{CS} , \overline{CAS} and \overline{WE} while holding \overline{RAS} high at the rising edge of the clock. The address inputs determine the starting column address. Data for the first burst write cycle must be applied on the DQ pins on the same clock cycle that the Write Command is issued. The remaining data inputs must be supplied on each subsequent rising clock edge until the burst length is completed. Data supplied to the DQ pins after burst finishes will be ignored.

7.7 Read Interrupted by a Read

A Burst Read may be interrupted by another Read Command. When the previous burst is interrupted, the remaining addresses are overridden by the new read address with the full burst length. The data from the first Read Command continues to appear on the outputs until the CAS latency from the interrupting Read Command the is satisfied.

7.8 Read Interrupted by a Write

To interrupt a burst read with a Write Command, DQM may be needed to place the DQs (output drivers) in a high impedance state to avoid data contention on the DQ bus. If a Read Command will issue data on the first and second clocks cycles of the write operation, DQM is needed to insure the DQs are tri-stated. After that point the Write Command will have control of the DQ bus and DQM masking is no longer needed.

7.9 Write Interrupted by a Write

A burst write may be interrupted before completion of the burst by another Write Command. When the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied.

7.10 Write Interrupted by a Read

A Read Command will interrupt a burst write operation on the same clock cycle that the Read Command is activated. The DQs must be in the high impedance state at least one cycle before the new read data appears on the outputs to avoid data contention. When the Read Command is activated, any residual data from the burst write cycle will be ignored.



7.11 Burst Stop Command

A Burst Stop Command may be used to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank, if the burst length is full page. Use of the Burst Stop Command during other burst length operations is illegal. The Burst Stop Command is defined by having \overline{RAS} and \overline{CAS} high with \overline{CS} and \overline{WE} low at the rising edge of the clock. The data DQs go to a high impedance state after a delay, which is equal to the \overline{CAS} Latency in a burst read cycle, interrupted by Burst Stop. If a Burst Stop Command is issued during a full page burst write operation, then any residual data from the burst write cycle will be ignored.

7.12 Addressing Sequence of Sequential Mode

A column access is performed by increasing the address from the column address, which is input to the device. The disturb address is varied by the Burst Length as shown in Table 2.

DATA ACCESS ADDRESS BURST LENGTH Data 0 n BL = 2 (disturb address is A0) Data 1 No address carry from A0 to A1 n + 1 Data 2 n + 2BL = 4 (disturb addresses are A0 and A1) Data 3 n + 3No address carry from A1 to A2 Data 4 n + 4Data 5 n + 5 BL = 8 (disturb addresses are A0, A1 and A2) Data 6 No address carry from A2 to A3 n + 6 Data 7 n + 7

Table 2 Address Sequence of Sequential Mode

7.13 Addressing Sequence of Interleave Mode

A column access is started in the input column address and is performed by inverting the address bit in the sequence shown in Table 3.

		· ·
DATA	ACCESS ADDRESS	BUST LENGTH
Data 0	A8 A7 A6 A5 A4 A3 A2 A1 A0	BL = 2
Data 1	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 2	A8 A7 A6 A5 A4 A3 A2 A1 A0	BL = 4
Data 3	A8 A7 A6 A5 A4 A3 A2 A1 A0] [
Data 4	A8 A7 A6 A5 A4 A3 A2 A1 A0	BL = 8
Data 5	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 6	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 7	A8 A7 A6 A5 A4 A3 A2 A1 A0	

Table 3 Address Sequence of Interleave Mode



7.14 Auto-precharge Command

If A10 is set to high when the Read or Write Command is issued, then the auto-precharge function is entered. During auto-precharge, a Read Command will execute as normal with the exception that the active bank will begin to precharge automatically before all burst read cycles have been completed. Regardless of burst length, it will begin a certain number of clocks prior to the end of the scheduled burst cycle. The number of clocks is determined by $\overline{\text{CAS}}$ latency.

A Read or Write Command with auto-precharge can not be interrupted before the entire burst operation is completed. Therefore, use of a Read, Write, or Precharge Command is prohibited during a read or write cycle with auto-precharge. Once the precharge operation has started, the bank cannot be reactivated until the Precharge time (t_{RP}) has been satisfied. Issue of Auto-Precharge command is illegal if the burst is set to full page length. If A10 is high when a Write Command is issued, the Write with Auto-Precharge function is initiated. The SDRAM automatically enters the precharge operation two clock delay from the last burst write cycle. This delay is referred to as Write t_{WR} . The bank undergoing auto-precharge can not be reactivated until t_{WR} and t_{RP} are satisfied. This is referred to as t_{DAL} , Data-in to Active delay ($t_{\text{DAL}} = t_{\text{WR}} + t_{\text{RP}}$). When using the Auto-precharge Command, the interval between the Bank Activate Command and the beginning of the internal precharge operation must satisfy $t_{\text{RAS}}(\text{min})$.

7.15 Precharge Command

The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Command is entered when $\overline{\text{CS}}$, $\overline{\text{RAS}}$ and $\overline{\text{WE}}$ are low and $\overline{\text{CAS}}$ is high at the rising edge of the clock. The Precharge Command can be used to precharge each bank separately or all banks simultaneously. The address bits, A10, and BA, are used to define which bank(s) is to be precharged when the command is issued. After the Precharge Command is issued, the precharged bank must be reactivated before a new read or write access can be executed. The delay between the Precharge Command and the Activate Command must be greater than or equal to the Precharge time (t_{RP}).

7.16 Self Refresh Command

The Self-Refresh Command is defined by having $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and CKE held low with $\overline{\text{WE}}$ high at the rising edge of the clock. All banks must be idle prior to issuing the Self-Refresh Command. Once the command is registered, CKE must be held low to keep the device in Self-Refresh mode. When the SDRAM has entered Self Refresh mode all of the external control signals, except CKE, are disabled. The clock is internally disabled during Self-Refresh Operation to save power. The device will exit Self-Refresh operation after CKE is returned high. Any subsequent commands can be issued after t_{RC} from the end of Self Refresh command.

If, during normal operation, Auto-Refresh cycles are issued in bursts (as opposed to being evenly distributed), a burst of 4,096 Auto-Refresh cycles should be completed just prior to entering and just after exiting the Self-Refresh mode.



7.17 Power Down Mode

The Power Down mode is initiated by holding CKE low. All of the receiver circuits except CKE are gated off to reduce the power. The Power Down mode does not perform any refresh operations; therefore the device can not remain in Power Down mode longer than the Refresh period (t_{REF}) of the device.

The Power Down mode is exited by bringing CKE high. When CKE goes high, a No Operation Command is required on the next rising clock edge, depending on t_{CK} . The input buffers need to be enabled with CKE held high for a period equal to $t_{CKS}(min) + t_{CK}(min)$.

7.18 No Operation Command

The No Operation Command should be used in cases when the SDRAM is in an idle or a wait state to prevent the SDRAM from registering any unwanted commands between operations. A No Operation Command is registered when \overline{CS} is low with \overline{RAS} , \overline{CAS} , and \overline{WE} held high at the rising edge of the clock. A No Operation Command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

7.19 Deselect Command

The Deselect Command performs the same function as a No Operation Command. Deselect Command occurs when \overline{CS} is brought high, the \overline{RAS} , \overline{CAS} , and \overline{WE} signals become don't cares.

7.20 Clock Suspend Mode

During normal access mode, CKE must be held high enabling the clock. When CKE is registered low while at least one of the banks is active, Clock Suspend Mode is entered. The Clock Suspend mode deactivates the internal clock and suspends any clocked operation that was currently being executed. There is a one-clock delay between the registration of CKE low and the time at which the SDRAM operation suspends. While in Clock Suspend mode, the SDRAM ignores any new commands that are issued. The Clock Suspend mode is exited by bringing CKE high. There is a one-clock cycle delay from when CKE returns high to when Clock Suspend mode is exited.



8. TABLE OF OPERATING MODES

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 1 shows the truth table for the operation commands.

TABLE 1 TRUTH TABLE (NOTE 1. 2)

TABLE 1 TRUTH TABLE (NOTE 1, 2)											
COMMAND	DEVICE STATE	CKEN-1	CKEN	DQM	ВА	A10	A9- 0	cs	RAS	CAS	WE
Bank Active	ldle	Н	X	Χ	V	V	V	L	L	Н	Н
Bank Precharge	Any	Н	X	Χ	V	L	Χ	L	L	Н	L
Precharge All	Any	Η	X	Χ	Х	Н	Х	L	L	Н	L
Write	Active (3)	Н	Χ	Χ	V	L	V	L	Н	L	L
Write with Autoprecharge	Active (3)	н	Х	Х	V	Н	V	L	Н	L	L
Read	Active (3)	Н	Χ	Χ	V	L	V	L	Н	L	Н
Read with Autoprecharge	Active (3)	Н	Х	Х	V	Н	V	L	Н	L	Н
Mode Register Set	ldle	Η	X	Χ	V	V	V	L	L	L	L
No-Operation	Any	Н	X	Χ	Х	Χ	Х	L	Н	Н	Н
Burst Stop	Active (4)	Н	Х	Χ	Х	Х	Х	L	Н	Н	L
Device Deselect	Any	Н	Х	Χ	Х	Х	Х	Н	Χ	Χ	Х
Auto-Refresh	ldle	Н	Η	Χ	Х	Χ	Χ	L	L	L	Н
Self-Refresh Entry	ldle	Ι	L	Χ	Х	Х	Х	L	L	L	Н
Self-Refresh Exit	Idle (S.R)	L L	H H	X X	X X	X	X	H L	X H	X H	X X
Clock Suspend Mode Entry	Active	Н	L	X	Х	Х	X	X	Х	Х	Х
Power Down Mode Entry	Idle Active (5)	тт	اــ اــ	X X	X X	X X	X X	ΙJ	X H	X H	X
Clock Suspend Mode Exit	Active	L	Η	X	Х	X	X	X	Х	Х	Х
Power Down Mode Exit	Any (Power down)	L L	H	X X	X X	X X	X X	H L	X H	X H	X X
Data Write/Output Enable	Active	Н	Х	L	Х	Х	Х	Х	Х	Х	Х
Data Write/Output Disable	Active	Н	Х	Н	Х	Х	Х	Х	Х	Х	х

Notes:

- (1) V = Valid, X = Don't care, L = Low Level, H = High Level
- (2) CKEn signal is input level when commands are provided.
- (3) These are state of bank designated by BA signals.
- (4) Device state is full page burst operation.
- (5) Power Down Mode can not be entered in the burst cycle.

When this command asserts in the burst cycle, device state is clock suspend mode.



9. ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTES
Input, Output Voltage	VIN, VOUT	OUT -1 - VCC+0.3 V		1
Power Supply Voltage	Vcc, VccQ	-1 – 4.6	V	1
Operating Temperature	TOPR 0 – 70		۰C	1
Storage Temperature	Tstg	-55 – 150	°C	1
Soldering Temperature (10s)	Tsolder	260	°C	1
Power Dissipation	PD	1	W	1
Short Circuit Output Current	lout	50	mA	1

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

10. RECOMMENDED DC OPERATING CONDITIONS

 $(TA = 0 \text{ to } 70 \circ C)$

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	NOTES
Power Supply Voltage	Vcc	3.0	3.3	3.6	V	2
Power Supply Voltage (for I/O Buffer)	VccQ	3.0	3.3	3.6	V	2
Input High Voltage	VIH	2.0	-	Vcc +0.3	V	2
Input Low Voltage	VIL	-0.3	-	0.8	V	2

Note: VIH (max.) = Vcc/VccQ + 1.2V for pulse width ≤ 5 nS VIL (min.) = Vss/VssQ - 1.2V for pulse width ≤ 5 nS

11. CAPACITANCE

(Vcc = 3.3V, Ta = 25 °C, f = 1MHz)

PARAMETER	SYM.	MIN.	MAX.	UNIT
Input Capacitance (A0 to A10, BA, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, UDQM, LDQM, CKE)	Сі	-	4	pf
Input Capacitance (CLK)		-	4	pf
Input/Output capacitance (DQ0 to DQ15)	Cıo	-	5.5	pf

Note: These parameters are periodically sampled and not 100% tested



12. DC CHARACTERISTICS

 $(VCC = 3.3V \pm 0.3V, TA = 0 \circ \sim 70 \circ C)$

PARAMETER		-5 MAX.	-6 MAX.	-7 MAX.	UNIT	NOTES
1 bank operation	ICC1	80	60	50		3
CKE = VIH	ICC2	30	30	25		3
CKE = VIL (Power down mode)	ICC2P	2	2	2		3
CKE = VIH	ICC2S	10	10	10		
CKE = V _{IL} (Power down mode)	ICC2PS	2	2	2	mA	
CKE = VIH	ICC3	45	40	35		
CKE = V _{IL} (Power Down mode)	ICC3P	10	10	10		
(tcк = min.)	ICC4	120	110	100		3, 4
Auto Refresh Current (tck = min.) Auto refresh command cycling		60	55	50		3
Standrad	ICC6	2	2	2	mA	
	1 bank operation CKE = VIH CKE = VIL (Power down mode) CKE = VIH CKE = VIL (Power down mode) CKE = VIL (Power down mode) (tck = min.) (tck = min.)	1 bank operation ICC1 CKE = VIH ICC2 CKE = VIL (Power down mode) CKE = VIH ICC2S CKE = VIL (Power down mode) CKE = VIL (Power down mode) CKE = VIL (Power Down mode) (tck = min.) (tck = min.) ICC3 ICC4 ICC5	The sym. Max. I bank operation ICC1 80 CKE = VIH ICC2 30 CKE = VIL ICC2P 2 (Power down mode) ICC2P 10 CKE = VIL ICC2PS 2 CKE = VIH ICC3 45 CKE = VIL ICC3PS 10 CKE = Min.) ICC4 120 CTCK = min.) ICC5 60 CTCK = min.) ICC5 60	R SYM. MAX. MAX. 1 bank operation ICC1 80 60 CKE = VIH ICC2 30 30 CKE = VIL (Power down mode) ICC2P 2 2 CKE = VIH ICC2PS 2 2 CKE = VIH ICC3PS 2 2 CKE = VIH ICC3P 45 40 CKE = VIL (Power Down mode) ICC3P 10 10 (tck = min.) ICC4 120 110 (tck = min.) ICC5 60 55	R SYM. MAX. MAX. MAX. 1 bank operation ICC1 80 60 50 CKE = VIH ICC2 30 30 25 CKE = VIL (Power down mode) ICC2P 2 2 2 CKE = VIH ICC2PS 10 10 10 CKE = VIH ICC3P 2 2 2 CKE = VIH ICC3P 10 10 10 CKE = VIL (Power Down mode) ICC3P 10 10 10 (tck = min.) ICC4 120 110 100 (tck = min.) ICC5 60 55 50	SYM. MAX. MAX.

PARAMETER	SYM.	MIN.	MAX.	UNIT	NOTES
Input Leakage Current	Las	-5	5		
$(0V \le VIN \le VCC$, all other pins not under test = 0V)	l _{I(L)}	-5	5	μΑ	
Output Leakage Current	logs	-5	5		
(Output disable , 0V ≤ Vо∪т ≤ VccQ)	IO(L)	-5	5	μΑ	
LVTTL OutputT "H" Level Voltage	Vou	2.4		V	
(IOUT = -2 mA)	Vон	2.4	_	V	
LVTTL Output "L" Level Voltage	Vol		0.4	V	
(Іоит = 2 mA)	VOL	-	0.4	V	



13. AC CHARACTERISTICS

(Vcc = 3.3V \pm 0.3V, Vss = 0V, Ta = 0 to 70 °C, Notes: 5, 6, 7, 8)

PARAMETER		-5		-6		-7		LINIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNII	NOTES
Ref/Active to Ref/Active Command Period	trc	55		60		65		nS	
Active to Precharge Command Period	tras	40	100000	42	100000	45	100000		
Active to Read/Write Command Delay Time	tRCD	15		18		20			
Read/Write(a) to Read/Write(b)Command Period	tccd	1		1		1		tCK	
Precharge to Active(b) Command Period	trp	15		18		18		nS	
Active(a) to Active(b) Command Period	tRPD	10		12		14			
Write Recovery Time twn	twr	2		2		2		tCK	
		2		2		2			
CLK Cycle Time tck	tcĸ	7	1000	8	1000	10	1000	nS	
		5	1000	6	1000	7	1000		
CLK High Level Width tch	tсн	1.8		2		2			
CLK Low Level Width tcL	tcl	1.8		2		2			
Access Time from CLK tac	tAC		5.5		5.5		5.5		
			4.5		5		5		
Output Data Hold Time	tон	2		2		2.5			
Output Data High Impedance Time	tHZ		5	2	6	2.5	7		
Output Data Low Impedance Time	tLZ	0		0		0			
Power Down Mode Entry Time	tsB	0	5	0	6	0	7		
Transition Time of CLK (Rise and Fall)	t⊤	0.5	1	0.5	1	0.5	1		7
Data-in-Set-up Time	tos	1.5		1.5		1.5			
Data-in Hold Time	tDH	0.7		0.7		1			
Address Set-up Time	tas	1.5		1.5		1.5			
Address Hold Time	tah	0.7		0.7		1			
CKE Set-up Time	tcks	1.5		1.5		1.5			
CKE Hold Time	tскн	0.7		0.7		1			
Command Set-up Time		1.5		1.5		1.5			
Command Hold Time		0.7		0.7		1			
Refresh Time	tref		64		64		64	mS	
Mode Register Set Cycle Time	trsc	10		12		14		nS	


⁽L):For low power



Notes:

- Operation exceeds "ABSOLUTE MAXIMUM RATING" may cause permanent damage to the devices.
- 2. All voltages are referenced to VSS
- 3. These parameters depend on the cycle rate and listed values are measured at a cycle rate with the minimum values of tCK and tRC.
- 4. These parameters depend on the output loading conditions. Specified values are obtained with output open.
- 5. Power up sequence is further described in the "Functional Description" section.
- 6. AC test conditions.
- 7. If the operation frequency under 100MHz, the tT max. can be guaranteed 10ns

PARAMETER	CONDITIONS
Output Reference Level	1.4V/1.4V
Output Load	See diagram below
Input Signal Levels	2.4V/0.4V
Transition Time (Rise and Fall) of Input Signal	2 nS
Input Reference Level	1.4V




- 8. Transition times are measured between VIH and VIL.
- 9. tHZ defines the time at which the outputs achieve the open circuit condition and is not referenced to output level.




14. TIMING WAVEFORMS

14.1 Command Input Timing






14.2 Read Tming






14.3 Control Timing of Input/Output Data






14.4 Mode Register Set Cycle





14.5 Interleaved Bank Read


(Burst Length = 4, CAS Latency = 3)





14.6 Interleaved Bank Read


(Burst Length = 4, CAS Latency = 3, Autoprecharge)





14.7 Interleaved Bank Read


(Burst Length = 8, CAS Latency = 3)





14.8 Interleaved Bank Read


(Burst Length = 8, CAS Latency = 3, Autoprecharge)





14.9 Interleaved Bank Write


(Burst Length = 8)





14.10 Interleaved Bank Write


(Burst Length = 8, Autoprecharge)





14.11 Page Mode Read


(Burst Length = 4, CAS Latency = 3)





14.12 Page Mode Read/Write


(Burst Length = 8, CAS Latency = 3)





14.13 AutoPrecharge Read


(Burst Length = 4, CAS Latency = 3)






14.14 AutoPrecharge Write

(Burst Length = 4)






14.15 AutoRefresh Cycle






14.16 SelfRefresh Cycle






14.17 Bust Read and Single Write

(Burst Lenght = 4, CAS Latency = 3)






14.18 PowerDown Mode





14.19 Autoprecharge Timing


(Read Cycle)





14.20 Autoprecharge Timing


(Write Cycle)






14.21 Timing Chart of Write-to-Read Cycle

In the case of Burst Length = 4



14.22 Timing Chart of Burst Stop Cycle


(Burst Stop Command)





14.23 Timing Chart of Burst Stop Cycle (Prechare Command)


(In the case of Burst Length = 8)





14.24 CKE/DQM Input Timing


(Write Cycle)






14.25 CKE/DQM Input Timing

(Read Cycle)






14.26 Self Refresh/Power Down Mode Exit Timing





15. PACKAGE DIMENSIONS

15.1 50L-TSOP (II) 400 mill





16. REVISION HISTORY

REVISION	DATE	PAGE	DESCRIPTION
Datasheet Version A0	07/28/2003		Preliminary datasheet
	12/22/2003	13	Modified tWR timing parameters
	02/11/2004	11	Modified power supply voltage range
	02/19/2004	13	Modified tAH timing parameters
	03/05/2004	13	Modified hold time and tT parameters
	02/25/2005	3	Add NC pin description
	06/10/2005	43	Add important notice

Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.



Headquarters No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577

Taipei Office 9F, No.480, Rueiguang Rd., Neihu District, Taipei, 114, Taiwan, R.O.C. TEL: 886-2-8177-7168

FAX: 886-2-8751-3579

http://www.winbond.com.tw/

Winbond Electronics Corporation America 2727 North First Street, San Jose,

CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441798

Winbond Electronics Corporation Japan 7F Daini-ueno BLDG, 3-7-18

Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800 Winbond Electronics (Shanghai) Ltd. 27F, 2299 Yan An W. Rd. Shanghai,

200336 China TEL: 86-21-62365999 FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100

FAX: 852-27552064

Please note that all data and specifications are subject to change without notice.

All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.