

May 2000 Revised August 2003

NC7WB66

TinyLogic® Low Voltage UHS Dual SPST Normally Open Bus Switch

General Description

The NC7WB66 is an ultra high-speed (UHS) dual single-pole/single-throw (SPST) bus switch. The device is fabricated with advanced sub-micron CMOS technology to achieve high speed enable and disable times and low On Resistance over a broad $\rm V_{CC}$ range. The device is specified to operate over the 1.65 to 5.5V $\rm V_{CC}$ operating range. The device is organized as a dual switch with independent CMOS compatible switch enable (OE) controls. When OE is HIGH, the switch is ON and Port A is connected to Port B. When OE is LOW, the switch is OPEN and a high-impedance state exists between the two ports. The enable inputs tolerate voltages up to 5.5V independent of the $\rm V_{CC}$ operating range.

Features


- Useful in both analog and digital applications
- Space saving US8 surface mount package
- MicroPak™ leadless package
- Typical 7 Ω On Resistance @ 5V V_{CC}
- Broad V_{CC} operating range: 1.65V to 5.5V
- Rail-to-rail signal handling
- Power down high impedance control inputs
- Control inputs are overvoltage tolerant
- Control inputs are CMOS compatible

Ordering Code:

-		Product		
Order	Package	Code	Package Description	Supplied As
Number	Number	Top Mark		
NC7WB66K8X	MAB08A	WB66	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3K Units on Tape and Reel
NC7WB66L8X	MAC08A	P4	8-Lead MicroPak, 1.6 mm Wide	5K Units on Tape and Reel

 $\label{eq:total_cond} \mbox{TinyLogio} \mbox{\mathbb{B} is a registered trademark of Fairchild Semiconductor Corporation.} \\ \mbox{MicroPak}^{\mbox{\mathbb{M}}} \mbox{is a trademark of Fairchild Semiconductor Corporation.} \\$

Logic Symbol



Pin Descriptions

Pin Names	Description
A	Switch Port A
В	Switch Port B
OE	Control Input


Function Table

Switch Enable Input (OE)	Function				
L	Disconnect				
Н	B Connected to A				


H = HIGH Logic Level

L = LOW Logic Level

Connection Diagrams




Pin One Orientation Diagram



AAA represents Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the top
product code mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignments for MicroPak



(Top Through View)

Absolute Maximum Ratings(Note 1)

DC Input Diode Current

Junction Lead Temperature

under Bias (T_J) +150°C

Junction Lead Temperature (T_L)

(Soldering, 10 Seconds) +260°C

Power Dissipation (P_D) @ +85°C

SC70-6 250 mW

Recommended Operating Conditions (Note 3)

Input Rise and Fall Time $(t_r, \, t_f)$

 $\label{eq:control} \begin{array}{lll} \text{Control Input V}_{\text{CC}} = 1.65\text{V}-2.7\text{V} & 0 \text{ ns/V to } 20 \text{ ns/V} \\ \text{Control Input V}_{\text{CC}} = 3.0\text{V}-3.6\text{V} & 0 \text{ ns/V to } 10 \text{ ns/V} \\ \text{Control Input V}_{\text{CC}} = 4.5\text{V}-5.5\text{V} & 0 \text{ ns/V to } 5 \text{ ns/V} \\ \text{Thermal Resistance } (\theta_{\text{JA}}) & 250^{\circ}\text{C/W} \\ \end{array}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	v _{cc}	$T_A = +25^{\circ}C$			T _A = -40°C to +85°C		Units	Conditions	
Symbol	Parameter	(V)	Min	Тур	Max	Min	Max	Oilles	Conditions	
V _{IH}	HIGH Level Input Voltage	1.65-1.95	0.75 V _{CC}			0.75 V _{CC}		V		
		2.3-5.5	0.7 V _{CC}			0.7 V _{CC}		V V		
V _{IL}	LOW Level Input Voltage	1.65-1.95			0.25 V _{CC}		0.25V _{CC}	V		
		2.3-5.5			0.3 V _{CC}		0.3 V _{CC}	ı v		
I _{IN}	Input Leakage Current	0-5.5			±0.1		±1.0	μΑ	$0 \le V_{IN} \le 5.5V$	
I _{OFF}	Switch OFF Leakage Current	1.65-5.5			±0.1		±1.0	μΑ	$0 \le A, B \le V_{CC}$	
R _{ON}	Switch ON Resistance			6	10		10		$V_{I} = 0V, I_{O} = 30 \text{ mA}$	
	(Note 4)	4.5		7	13.5		13.5	Ω	$V_I = 2.4V, I_O = -30 \text{ mA}$	
				6	10		10		$V_I = 4.5V, I_O = -30 \text{ mA}$	
		3.0		7.5	15		15	Ω	$V_{I} = 0V, I_{O} = 24 \text{ mA}$	
		3.0		8.5	15		15	1 12	$V_1 = 3V$, $I_0 = -24$ mA	
		2.3		9	20		20	Ω	$V_{I} = 0V, I_{O} = 8 \text{ mA}$	
		2.3		10.5	20		20	1 12	$V_1 = 2.3V$, $I_0 = -8 \text{ mA}$	
		1.65		12.5	30		30	Ω	$V_I = 0V$, $I_O = 4$ mA	
				17	30		30	12	$V_I = 1.65V, I_O = -4 \text{ mA}$	
I _{CC}	Quiescent Supply Current	5.5			1		10	μА	$V_{IN} = V_{CC}$ or GND	
	All Channels ON or OFF	5.5			,		10	μΑ	$I_{OUT} = 0$	
	Analog Signal Range	V _{CC}	0		V _{CC}	0	V _{CC}	V		
RRange	ON Resistance over	4.5		8	15		15		$I_O = -30 \text{ mA}, \ 0 \le V_I \le V_{CC}$	
	Signal Range	3.0		15	30		30	Ω	$I_O = -24 \text{ mA}, \ 0 \le V_I \le V_{CC}$	
	(Note 4)(Note 5)	2.3		45	75		75	32	$I_O = -8 \text{ mA}, \ 0 \le V_I \le V_{CC}$	
		1.65		150	275		275		$I_O = -4 \text{ mA}, \ 0 \le V_I \le V_{CC}$	
ΔR_{ON}	ON Resistance Match	4.5		0.2					$I_O = -30 \text{ mA}, V_I = 3.15$	
	Between Channels	3.0		0.2				Ω	$I_O = -24 \text{ mA}, V_I = 2.1$	
	(Note 4)(Note 7)	2.3		0.5				1 12	$I_O = -8 \text{ mA}, V_I = 1.6$	
		1.65		0.6				1	$I_0 = -4 \text{ mA}, V_1 = 1.15$	

DC Electrical Characteristics (Continued)

Symbol	Parameter	V_{CC} $T_A = +25^{\circ}C$;	T _A = -40°C to +85°C		Units	Conditions	
Cymbol	i diametei	(V)	Min	Тур	Max	Min	Max	Oilles	Conditions
R _{flat}	ON Resistance Flatness	4.5		2.5	6		6		$I_O = -30 \text{ mA}, \ 0 \le V_I \le V_{CC}$
	(Note 4)(Note 5)(Note 6)	3.0		8	17.5		17.5		$I_O = -24 \text{ mA}, \ 0 \le V_I \le V_{CC}$
		2.3		33	60		60		$I_O = -8 \text{ mA}, 0 \le V_I \le V_{CC}$
		1.65		135	250		250		$I_O = -4 \text{ mA}, 0 \le V_I \le V_{CC}$

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 5: Guaranteed by design.

Note 6: Flatness is defined as the difference between the minimum and maximum value of ON resistance over the specified range of conditions.

Note 7: $\Delta R_{ON} = R_{ON} \text{ max} - R_{ON} \text{ min measured at identical } V_{CC}$, temperature and voltage levels.

AC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A =	-40°C to +	85°C	Units	Conditions	Figure
Symbol	Farameter	(V)	Min	Тур	Max	Units	Conditions	Number
t _{PHL} , t _{PLH}	Propagation Delay Bus to Bus	4.5-5.5		0.35	1.0			
	(Note 8)	3.0-3.6		0.7	1.5	ns	$V_I = OPEN$	Figures 2, 1
		2.3-2.7		1.1	2.5	115	$C_L = 50 \text{ pF}, RU = RD = 500\Omega$	
		1.65-1.95		2.0	4.0			
t _{PZL} , t _{PZH}	Output Enable Time	4.5-5.5	0.8	2.0	3.2			Figures 2, 1
	Turn on Time	3.0-3.6	1.2	2.5	3.9	no	$V_I = 0V$ for t_{PZH}	
		2.3-2.7	1.5	3.2	5.6	ns	$V_I = 0V$ for t_{PZH} $V_I = 2 \times V_{CC}$ for t_{PZL} $C_L = 50$ pF, RU = RD = 500Ω	
		1.65-1.95	2.5	5.7	10		$C_L = 50 \text{ pF}, RU = RD = 500\Omega$	
t _{PLZ} , t _{PHZ}	Output Disable Time	4.5-5.5	8.0	2.6	4.1			
	Turn Off Time	3.0-3.6	1.5	3.4	5.0	ns	$V_I = 0V$ for t_{PHZ}	Figures
		2.3-2.7	2.0	4.2	6.9	113	$V_I = 0V$ for t_{PHZ} $V_I = 2 \times V_{CC}$ for t_{PLZ} $C_L = 50$ pF, RU = RD = 500Ω	2, 1
		1.65-1.95	3.0	6.2	10.5		$C_L = 50 \text{ pF}, \text{ RU} = \text{RD} = 500\Omega$	

Note 8: This parameter is guaranteed by design. The switch contributes no propagation delay other than the RC delay of the On resistance of the switch and the 50 pF load capacitance.


Capacitance


Symbol	Parameter	Тур	Max	Units	Conditions	Figures
C _{IN}	Control Pin Input Capacitance	2.5		pF	$V_{CC} = 0V$	
C _{I/O} (OFF)	Switch Port Off Capacitance	5		pF	V _{CC} = 5.0V	Figure 3
C _{I/O} (ON)	Switch Port Capacitance when Switch is Enabled	10		pF	V _{CC} = 5.0V	Figure 4

AC Loading and Waveforms From Output Under Test Input driven by 50Ω source terminated in 50Ω C_L includes load and stray capacitance. Input PRR = 1.0 MHz; $t_w = 500 \text{ ns}$ FIGURE 1. AC Test Circuit t_r=2.5 ns→ 50% SWITCH 50% INPUT 10% SWITCH OUTPUT t_{PZH} V_{OH}-0.3V 50% FIGURE 2. AC Waveforms Logic Input =0 V Logic Input Capacitance Meter FIGURE 3. Channel Off Capacitance FIGURE 4. Channel On Capacitance


Tape and Reel Specification TAPE FORMAT Package Tape Number Cavity Cover Tape Designator Cavities Section Status Status Leader (Start End) 125 (typ) Empty Sealed K8X Carrier 250 Filled Sealed Trailer (Hub End) Sealed 75 (typ) Empty TAPE DIMENSIONS inches (millimeters) 2.00 4.00 - ø1.50 TYP 3.50±0.05 8.00 +0.30 -0.10 -1.00±0.25 TYP **REEL DIMENSIONS** inches (millimeters) TAPE SLOT DETAIL X SCALE: 3X DETAIL X Tape Size W1 W2 В С D Ν W3 7.0 0.059 0.512 0.795 2.165 0.331 + 0.059/-0.000 0.567 W1 + 0.078/-0.039 8 mm (177.8) (1.50)(13.00)(20.20)(55.00)(8.40 + 1.50 / -0.00)(14.40)(W1 + 2.00/-1.00)


Physical Dimensions inches (millimeters) unless otherwise noted






LAND PATTERN RECOMMENDATION







NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-187
 B. DIMENSIONS ARE IN MILLIMETERS.
 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

DETAIL A

MAB08AREVC

8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. PACKAGE REGISTRATION WITH JEDEC IS ANTICIPATED
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y.14M-1994

MAC08AREVB

8-Lead MicroPak, 1.6 mm Wide Package Number MAC08A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com