

## OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER

#### **FEATURES**

- Fully Integrated SONET/SDH Transceiver to Support Clock/Data Recovery and Multiplexer/Demultiplexer Functions
- Supports OC-48, OC-24, OC-12, Gigabit Ethernet, and OC-3 Data Rate With Autorate Detection
- Supports Transmit Only, Receiver Only, Transceiver and Repeater Functions in a Single Chip Through Configuration Pins
- Supports SONET/SDH Frame Detection
- On-Chip PRBS Generation and Verification
- Supports 4-Bit LVDS (OIF99.102) Electrical Interface
- Parity Checking and Generation for the LVDS Interface
- Single 2.5-V Power Supply
- Interfaces to Back Plane, Copper Cables, or

### **Optical Modules**

- Hot Plug Protection
- Low Jitter PECL Compatible Differential Serial Interface With Programmable De-Emphasis for the Serial Output
- On-Chip Termination for LVDS and PECL Compatible Interface
- Receiver Differential Input Thresholds 150 mV
- Supports SONET Loop Timing
- Low Power CMOS
- ESD Protection >2 kV
- 155-MHz or 622-MHz Reference Clock
- Maintains Clock Output in Absence of Data
- Local and Remote Loopback
- 100-Pin PZP Package With PowerPAD™
   Design With 5-mm × 5-mm (Typ) Heatsink

### **DESCRIPTION**

The SLK2511B is a single chip multirate transceiver IC used to derive high-speed timing signals for SONET/SDH based equipment. The chip performs clock and data recovery, serial-to-parallel/parallel-to-serial conversion and frame detection function conforming to the SONET/SDH standards.

The device can be configured to operate under OC-48, OC-24, OC-12, or OC-3 data rates through the rate selection pins or the autorate detection function. An external reference clock operating at 155.52 MHz or 622.08 MHz is required for the recovery loop, and it also provides a stable clock source in the absence of serial data transitions.

The SLK2511B accepts 4-bit LVDS parallel data/clock and generates a NRZ SONET/SDH-compliant signal at OC-3, OC-12, OC-24, or OC-48 rates. It also recovers the data and clock from the serial SONET stream and demultiplexes it into 4-bit LVDS parallel data for full duplex operation. TXDATA0 and RXDATA0 are the first bits that are transmitted and received in time, respectively. The serial interface is a low jitter, PECL compatible differential interface.

The SLK2511B provides a comprehensive suite of built-in tests for self-test purposes including local and remote loopback and PRBS ( $2^7$ -1) generation and verification.

The device comes in a 100-pin VQFP package that requires a single 2.5-V supply with 3.3-V tolerant inputs on the control pins. The SLK2511B is power efficient, dissipating less than 900 mW at 2.488 Gbps, the OC-48 data rate, and it is characterised for operation from –40°C to 85°C.

#### AVAILABLE PACKAGE OPTIONS(1)

| T <sub>A</sub> | PowerPAD QUAD (PZP) |
|----------------|---------------------|
| -40°C to 85°C  | SLK2511BPZP         |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **BLOCK DIAGRAM**



RSVD

51 LOOPTIME




LCKREFN [

VDD 🗆

24

25



44 43 44

> TESTEN ENABLE

LOL LOS BX\_MONITOR

RESET SPILL

PRBSEN PRBSPASS

26 27 28 28 28 29 30 33 33 33 33 34 40 40

**PZP PACKAGE** 



### **Table 1. TERMINAL FUNCTIONS**

| REFCLKN 95 compatible input placed between REFCLKF case.  RXCLKP, 67 LVDS output Receive data clock. The data RXDATA(0:3) and RXCLK  TXCLKP, 79 LVDS input Transmit data clock. The data Clock | DESCRIPTION  clock. There is an on-chip 100-Ω termination resistor differentially and REFCLKN. The dc bias is also provided on-chip for ac-coupled at an entry of the falling edges of RXCLKP. The interface of P is source synchronous (see Figure 7).  Idea on TXDATA(0:3) is latched on the rising edge of TXCLKP.  Clock source generated from the SLK2511B to the downstream device used by the downstream device to transmit data back to the SLK2511B. Idea to the local reference clock. |
|--|--|
| REFCLKP, REFCLKN  95  LVDS/PECL compatible input  REFCLKP, RXCLKP, RXCLKN  68  RXCLKN  68  LVDS output Receive data clock. The draw RXDATA(0:3) and RXCLK  TXCLKP, TXCLKN  80  TXCLKSRCP, T1  LVDS input Transmit data clock. The draw RXDATA(0:3) and RXCLK  Transmit data clock. The draw RXDATA(0:3) and RXCLK  TXCLKSRCP, T0 TXCLKSRCP, T1  LVDS output Transmit clock source. A crack (i.e., framer) that could be This clock is frequency-lock  SERIAL SIDE DATA PINS  SRXDIP, SRXDIP, SRXDIN  15  PECL compatible Receive differential pairs; I input  STXDOP, STXDOP, STXDOP, SRXDIN  9  PECL compatible Transmit differential pairs; I input  Transmit differential pairs; I input  Transmit differential pairs; I input  | and REFCLKN. The dc bias is also provided on-chip for ac-coupled at a on RXDATA(0:3) is on the falling edges of RXCLKP. The interface of P is source synchronous (see Figure 7).  Idata on TXDATA(0:3) is latched on the rising edge of TXCLKP.  Block source generated from the SLK2511B to the downstream device used by the downstream device to transmit data back to the SLK2511B.  |
| REFCLKN 95 compatible input placed between REFCLKF case.  RXCLKP, 67 LVDS output Receive data clock. The data RXDATA(0:3) and RXCLK TXCLKP, 79 LVDS input Transmit data clock. The data Clock of the data clock. The data Clock of t | and REFCLKN. The dc bias is also provided on-chip for ac-coupled at an RXDATA(0:3) is on the falling edges of RXCLKP. The interface of P is source synchronous (see Figure 7).  Idata on TXDATA(0:3) is latched on the rising edge of TXCLKP.  Block source generated from the SLK2511B to the downstream device used by the downstream device to transmit data back to the SLK2511B.  |
| RXCLKN 68 RXDATA(0:3) and RXCLK  TXCLKP, 79 LVDS input Transmit data clock. The d  TXCLKSRCP, 70 LVDS output Transmit clock source. A c  (i.e., framer) that could be This clock is frequency-loc  SERIAL SIDE DATA PINS  SRXDIP, 14 PECL compatible input Receive differential pairs; I  STXDOP, 9 PECL compatible input Transmit differential pairs; I  STXDOP, 8 input Transmit differential pairs; I   | P is source synchronous (see Figure 7).  Idata on TXDATA(0:3) is latched on the rising edge of TXCLKP.  Block source generated from the SLK2511B to the downstream device used by the downstream device to transmit data back to the SLK2511B.   |
| TXCLKN 80  TXCLKSRCP, 70 TXCLKSRCN 71  LVDS output Transmit clock source. A c (i.e., framer) that could be This clock is frequency-loc  SERIAL SIDE DATA PINS  SRXDIP, 14 SRXDIN 15  STXDOP, 9 PECL compatible input  Transmit differential pairs; I input  Transmit differential pairs; I input  Transmit differential pairs; I input   | clock source generated from the SLK2511B to the downstream device used by the downstream device to transmit data back to the SLK2511B.   |
| TXCLKSRCN 71 (i.e., framer) that could be This clock is frequency-loc  SERIAL SIDE DATA PINS  SRXDIP, 14 PECL compatible input  STXDOP, 9 PECL compatible input  STXDOP, 8 input  Transmit differential pairs; Input   | used by the downstream device to transmit data back to the SLK2511B.   |
| SRXDIP, 14 PECL compatible Receive differential pairs; I space input STXDOP, 9 PECL compatible input Transmit differential pairs; STXDON 8 input   |  |
| SRXDIN 15 input  STXDOP, 9 PECL compatible Transmit differential pairs; STXDON 8 input   |  |
| STXDON 8 input   | high-speed serial inputs.  |
| PARALLEL SIDE DATA PINS  | high-speed serial outputs.   |
|  |  |
|  | gnal indicates the frame boundaries of the incoming data stream. If the oled, FSYNC pulses for four RXCLKP and RXCLKN clock cycles when it as.   |
| RXDATA[0:3] 66–63, LVDS output Receive data pins. Parallel RXDATA0 is the first bit re   | I data on this bus is valid on the falling edge of RXCLKP (seeFigure 7 ). ceived in time.  |
| RXPARP, 56 LVDS output Receive data parity output RXPARN 55  |  |
| TXDATA[0:3] 88–81 LVDS input Transmit data pins. Paralle the first bit transmitted in ti   | el data on this bus is clocked on the rising edge of TXCLKP. TXDATA0 is me.  |
| TXPARP, 99 LVDS input Transmit data parity input TXPARN 98   |  |
| CONTROL/STATUS PINS  |  |
|  | le. Enable the auto-detection function for different data rates. When<br>ne autodetection circuit generates RATEOUT0 and RATEOUT1 to<br>the downstream device.   |
| CONFIG0, 17 TTL input (with CONFIG1 18 pulldown) Configuration pins. Put the transceiver, or repeater mo   | device under one of the four operation modes: TX only, RX only, ode. (See Table 4)   |
| ENABLE 44 TTL input (with pullup) Standby enable. When this device operates normally.  | s pin is held low, the device is disabled for IDDQ testing. When high, the   |
| FRAME_EN 27 TTL input (with pullup) Frame sync enable. When alignment is turned on.  | this pin is asserted high, the frame synchronization circuit for byte  |
|  | ow, RXCLKP/N output is forced to lock to REFCLK. When high, down clock extracted from the receive serial data.   |
| LLOOP 53 TTL input (with pulldown) Local loopback enable. Wh   | nen high, the serial output is internally looped back to its serial input.   |
| differs by less than 100 pp  | ck recovery loop has locked to the input data stream and the phase m from REFCLK then LOL is high. When the phase of the input data n 100 ppm from REFCLK, then LOL is low. If the difference is too big (> is not valid.  |
| LOOPTIME 51 TTL input (with pulldown) Loop timing mode. When I timing is used to send the  | nigh, the PLL for clock synthesizer is bypassed. The recovered clock transmit data.  |
| signal occurs and LOS goe  | ansitions appear on the input data stream for more than 2.3 $\mu$ s, a loss of es high. The device also transmits all zeroes downstream using REFCLK a valid SONET signal received the LOS signal goes low.  |
| PRBSEN 41 TTL input (with pulldown) PRBS testing enable. When  | en this pin is asserted high, the device is put into the PRBS testing mode.  |
| PRE1, PRE2 4 and 5 TTL input (with pulldown) Programmable de-emphas data transmission.   | is control. Combinations of these two bits can be used to optimize serial  |
|  | sed with the SIGDET pin, sets the polarity of SIGDET. When high, ignal. When low, SIGDET is an active high signal.   |
|  |  |
| RESET 48 TTL input TXFIFO and LOL reset pin  | . When AUTO_DETECT is high, the autodetection circuit generates he data rates for the downstream device.   |



## Table 1. TERMINAL FUNCTIONS (continued)

| TERMINAL        |  | TV05                      | DESCRIPTION   |
|-----------------|--|---------------------------|---|
| NAME            | NO.                                    | TYPE                      | DESCRIPTION   |
| RLOOP           | 54                                     | TTL input (with pulldown) | Remote loopback enable. When high, the serial input is internally looped back to its serial output with the timing extracted from the serial data.  |
| RSEL0,<br>RSEL1 | 39<br>38                               | TTL input (with pulldown) | Data rate configuration pins. Puts the device under one of the four data rate operations: OC-48, OC-24, OC-12, or OC-3.   |
| RX_MONITOR      | 47                                     | TTL input (with pulldown) | RX parallel data monitor in repeater mode. This pin is only used when the device is put under the repeater mode. When high, the RX demux circuit is enabled and the parallel data is presented. When low, the demux is shut down to save power.   |
| SIGDET          | 20                                     | TTL input (with pulldown) | Signal detect. This pin is generally connected to the output of an optical receiver. This signal may be active high or active low depending on the optical receiver. The SIGDET input is XORed with the PS pin to select the active state. When SIGDET is in the inactive state, data is processed normally. When activated, indicating a loss of signal event, the transmitter transmits all zeroes and force the LOS signal to go high. |
| TESTEN          | 43                                     | TTL input (with pulldown) | Production test mode enable. This pin should be left unconnected or tied low.   |
| PAR_VALID       | 2                                      | TTL output                | Parity checker output. The internal parity checker on the parallel side of the transmitter checks for even parity. If there is a parity error, the pin is pulsed low for 2 clock cycles.  |
| PRBSPASS        | 42                                     | TTL output                | PRBS test result. This pin reports the status of the PRBS test results (high = pass). When PRBSEN is disabled, the PRBSPASS pin is set low. When PRBSEN is enabled and a valid PRBS is received, then the PRBSPASS pin is set high.   |
| REFCLKSEL       | 40                                     | TTL input (with pulldown) | Reference clock select. The device can accept a clock frequency of 155.52 MHz or 622.08 MHz, which is selected by this pin (0 = 622.08-MHz mode and 1 = 155.52-MHz mode).   |
|                 |  |                           | SPILL 49 TTL output TX FIFO collision output  |
| VOLTAGE SUPPL   | Y AND RESERV                           | ED PINS                   |   |
| GND             | 1, 6, 19, 23,<br>26, 28, 30,<br>31, 33 | Ground                    | Digital logic ground  |
| GNDA            | 10, 13                                 | Ground                    | Analog ground   |
| GNDLVDS         | 61, 69, 76,<br>77, 89, 93,<br>96, 100  | Ground                    | LVDS ground   |
| GNDPLL          | 12                                     | Supply                    | PLL ground  |
| RSVD            | 52                                     | Reserved                  | This pin needs to be tied to ground or left floating for normal operation.  |
| VDD             | 3, 22, 25,<br>29, 32, 35,<br>50        | Supply                    | Digital logic supply voltage (2.5 V)  |
| VDDA            | 7, 16                                  | Supply                    | Analog voltage supply (2.5 V)   |
| VDDLVDS         | 62, 72, 75,<br>78, 90, 91,<br>92, 97   | Supply                    | LVDS supply voltage (2.5 V)   |
| VDDPLL          | 11                                     | Supply                    | PLL voltage supply (2.5 V)  |



#### **DETAILED DESCRIPTION**

The SLK2511B is designed to support OC-48/24/12. The operating data speed can be configured through the RSEL0 and RSEL1 pins as indicated in Table 2.

**Table 2. Data Rate Select** 

| SERIAL DATA RATE | RSEL0 | RSEL1 | PARALLEL LVDS DATA RATE | TXCLK/RXCLK |
|------------------|-------|-------|-------------------------|-------------|
| OC-48:2.488 Gb/s | 0     | 0     | 622.08 Mbps             | 622.08 MHz  |
| OC-24:1.244 Gb/s | 1     | 0     | 311.04 Mbps             | 311.04 MHz  |
| OC-12:622 Mb/s   | 0     | 1     | 155.52 Mbps             | 155.52 MHz  |
| OC-3:155 Mb/s    | 1     | 1     | 38.88 Mbp               | 38.88 MHz   |

The user can also enable the autorate detection circuitry through the AUTO\_DETECT pin. The device automatically detects the OC-N of the data line rate and generates two bits of output to indicate the data rate to other devices in the system. When using AUTO\_DETECT, RSEL0 and RSEL1 need to be set to 00 or be unconnected.

**Table 3. Data Rate Reporting Under Autorate Detection Mode** 

| SERIAL DATA RATE | RATEOUT0 | RATEOUT1 | PARALLEL LVDS DATA RATE | TXCLK/RXCLK |
|------------------|----------|----------|-------------------------|-------------|
| OC-48:2.488 Gb/s | 0        | 0        | 622.08 Mbps             | 622.08 MHz  |
| OC-24:1.244 Gb/s | 1        | 0        | 311.04 Mbps             | 311.04 MHz  |
| OC-12:622 Mb/s   | 0        | 1        | 155.52 Mbps             | 155.52 MHz  |
| OC-3:155 Mb/s    | 1        | 1        | 38.88 Mbp               | 38.88 MHz   |

The SLK2511B has four operational modes controlled by two configuration pins. These operational modes are listed in Table 4. When the device is put in a certain mode, unused circuit blocks are powered down to conserve the system power.a

While the transceiver mode, transmit only mode, and receive only mode are straightforward, the repeater mode of operation is shown in Figure 4. The receive serial data is recovered by the extracted clock and it is then sent back out on the transmit serial outputs. The data eye is open both vertically and horizontally in this process. In the repeater mode, the user can select to turn on the RX demux function through the RX\_MONITOR pin and allow the parallel data to be presented. This feature enables the repeater device not only to repeat but also to *listen in*.

**Table 4. Operational Modes** 

| MODE | CONFIG0 | CONFIG1 | DESCRIPTION                  |  |  |
|------|---------|---------|------------------------------|--|--|
| 1    | 0       | 0       | Full duplex transceiver mode |  |  |
| 2    | 0       | 1       | Transmit only mode           |  |  |
| 3    | 1       | 0       | Receive only mode            |  |  |
| 4    | 1       | 1       | Repeater mode                |  |  |



#### HIGH-SPEED ELECTRICAL INTERFACE

The high-speed serial I/O uses a PECL compatible interface. The line could be directly coupled or ac-coupled. See Figure 10 and Figure 11 for configuration details. As shown in the figures, an on-chip  $100-\Omega$  termination resistor is placed differentially at the receive end.

The PECL output also provide de-emphasis for compensating ac loss when driving a cable or PCB backplane over long distance. The level of the de-emphasis is programmable via PRE1 and PRE2 pins. Users can use software to control the strength of the de-emphasis to optimize the device for a specific system requirement.

|      |      | <u> </u>  |
|------|------|---|
| PRE1 | PRE2 | DE-EMPHASIS LEVEL<br>(V <sub>(ODp)</sub> d/V <sub>(ODd)</sub> <sup>(1)</sup> – 1) |
| 0    | 0    | De-emphasis disabled  |
| 1    | 0    | 10%   |
| 0    | 1    | 20%   |
| 1    | 1    | 30%   |

**Table 5. Programmable De-Emphasis** 

(1)  $V_{(ODp)}$ : Differential voltage swing when there is a transition in the data stream.  $V_{(ODd)}$ : Differential voltage swing when there is no transition in the data stream.




Figure 1. Output Differential Voltage Under De-Emphasis

### LVDS PARALLEL DATA INTERFACE

The parallel data interface consists of a 4-bit parallel LVDS data and clock. The device conforms to OIF99.102 specification when operating at the OC-48 rate. When operating at lower serial rates the clock and data frequency are scaled down accordingly, as indicated in Table 2. The parallel data TXDATA[0:3] is latched on the rising edge of the TXCLK and then is sent to a data FIFO to resolve any phase difference between TXCLK and REFCLK. If there is a FIFO overflow condition, the SPILL pin is set high. The FIFO resets itself to realign between two clocks. The internal PLL for the clock synthesizer is locked to the REFCLK and it is used as the timing to serialize the parallel data (except for the loop timing mode where the recovered clock is used). On the receive side, RXDATA[0:3] is updated on the rising edge of RXCLK. Figure 7 and Figure 8 show the timing diagram for the parallel interface.

The SLK2511B also has a built-in parity checker and generator for error detection of the LVDS interface. On the transmit side, it accepts the parity bit, TXPARP/N, and performs the parity checking function for even parity. If an error is detected, it pulses the PAR\_VALID pin low for two clock cycles. On the receive side, the parity bit RXPARP/N is generated for the downstream device for parity error checking.

Differential termination 100- $\Omega$  resistors are included on-chip between TXDATAP/N.

### REFERENCE CLOCK

The device accepts either a 155.52-MHz or a 622.08-MHz clock. A clock select pin (REFCLKSEL) allows the selection of the external reference clock frequency. The REFCLK input is compatible with the LVDS level and also the 3.3-V LVPECL level using ac-coupling. A 100- $\Omega$  differential termination resistor is included on-chip, as well as a dc biasing circuit (3 k $\Omega$  to VDD and 4.5 k $\Omega$  to GND) for the ac-coupled case. A high quality REFCLK must be used on systems required to meet SONET/SDH standards. For non-SONET/SDH compliant systems, loose tolerances may be used.



**Table 6. Reference Clock Frequency** 

| REFCLKSEL | REFERENCE CLOCK FREQUENCY |
|-----------|---------------------------|
| 0         | 622.08 MHz                |
| 1         | 155.52 MHz                |

#### **CLOCK AND DATA RECOVERY**

The CDR unit of SLK2511B recovers the clock and data from the incoming data streams.

In the event of receive data loss, the PLL automatically locks to the local REFCLK to maintain frequency stability. If the frequency of the data differs by more that 100 ppm with respect to the REFCLK frequency, the LOL pin is asserted as a warning. Actual loss of lock occurs if the data frequency differs by more than 170 ppm.


#### **MINIMUM TRANSITION DENSITY**

The loop filter transfer function is optimized to enable the CDR to track ppm difference in the clocking and tolerate the minimum transition density that can be received in a SONET data signal (±20 ppm). The transfer function yields a typical capture time of 3500 bit times for random incoming NRZ data after the device is powered up and achieves frequency locking.

The device tolerates up to 72 consecutive digits (CID) without sustaining an error.

#### JITTER TOLERANCE

Input jitter tolerance is defined as the peak-to-peak amplitude of sinusoidal jitter applied on the input signal that causes the equivalent 1-dB optical/electrical power penalty. This refers to the ability of the device to withstand input jitter without causing a recovered data error. The device has a jitter tolerance that exceeds the mask shown in Figure 2 (GR-253 Figure 5-28)<sup>(1)</sup>. This jitter tolerance is measured using a pseudorandom data pattern of  $2^{31}$ –1.



| OC-N/STS-N<br>LEVEL | f0<br>(Hz) | F1<br>(Hz)    | F2<br>(Hz) | F3<br>(kHz) | F4<br>(kHz) | A1<br>(Ulpp) | A2<br>(Ulpp) | A3<br>(Ulpp) |
|---------------------|------------|---------------|------------|-------------|-------------|--------------|--------------|--------------|
| 3                   | 10         | 30            | 300        | 6.5         | 65          | 0.15         | 1.5          | 15           |
| 12                  | 10         | 30            | 300        | 25          | 250         | 0.15         | 1.5          | 15           |
| 24                  |            | Not Specified |            |             |             |              |              |              |
| 48                  | 10         | 600           | 6000       | 100         | 1000        | 0.15         | 1.5          | 15           |

<sup>(1)</sup> The tolerance margin is 20% or more at all modulating frequencies when measured using the HP 7150A jitter analysis system on the Texas Instruments provided EVM.

Figure 2. Input Jitter Tolerance



### JITTER GENERATION

The jitter of a serial clock and serial data outputs must not exceed 0.01  $UI_{rms}/0.1$   $UI_{p-p}$  when a serial data with no jitter is presented to the inputs. The measurement bandwidth for intrinsic jitter is 12 kHz to 20 MHz.

#### **LOOP TIMING MODE**

When LOOPTIME is high, the clock synthesizer used to serialize the transmit data is bypassed and the timing is provided by the recovered clock. However, REFCLK is still needed for the recovery loop operation.

#### LOSS OF LOCK INDICATOR

The SLK2511B has a lock detection circuit to monitor the integrity of the data input. When the clock recovery loop is locked to the input serial data stream, the LOL signal goes high. If the recovered clock frequency deviates from the reference clock frequency by more than 100 ppm, LOL goes low. If the data stream clock rate deviates by more than 170 ppm, loss of lock occurs. If the data streams clock rate deviates more than 500 ppm from the local reference clock, the LOL output status might be unstable. Upon power up, the LOL goes low until the PLL is close to phase lock with the local reference clock.

#### **LOSS OF SIGNAL**

The loss of signal (LOS) alarm is set high when no transitions appear in the input data path for more than 2.3µs. The LOS signal becomes active when the above condition occurs. If the serial inputs of the device are ac-coupled to its source, the ac-couple capacitor needs to be big enough to maintain a signal level above the threshold of the receiver for the 2.3µs no transition period. Once activated, the LOS alarm pin is latched high until the receiver detects an A1A2 pattern. The recovered clock (RXCLK) is automatically locked to the local reference when LOS occurs. The parallel data (RXDATAx) may still be processed even when LOS is activated.

#### SIGNAL DETECT

The SLK2511B has an input SIGDET pin to force the device into the loss of signal state. This pin is generally connected to the signal detect output of the optical receiver. Depending on the optics manufacturer, this signal can be either active high or active low. To accommodate the differences, a polarity select (PS) pin is used. For an active low, SIGDET input sets the PS pin high. For an active high, SIGDET input sets the PS pin low. When the PS signal pin and SIGDET are of opposite polarities, the loss of signal state is generated and the device transmits all zeroes downstream.

#### **MULTIPLEXER OPERATION**

The 4-bit parallel LVDS data is clocked into an input buffer by a clock derived from the synthesized clock. The data is then clocked into a 4:1 multiplexer. The D0 bit is the most significant bit and is shifted out first in the serial output stream.

#### **DEMULTIPLEXER OPERATION**

The serial 2.5 Gbps data is clocked into a 1:4 demultiplexer by the recovered clock. The D0 bit is the first bit that is received in time from the input serial stream. The 4-bit parallel data is then sent to the LVDS driver along with the divided down recovered clock.



#### FRAME SYNCHRONIZATION

The SLK2511B has a SONET/SDH-compatible frame detection circuit that can be enabled or disabled by the user. Frame detection is enabled when the FRAMEN pin is high. When enabled it detects the A1, A2 framing pattern, which is used to locate and align the byte and frame boundaries of the incoming data stream. When FRAMEN is low the frame detection circuitry is disabled and the byte boundary is frozen to the location found when detection was previously enabled.

The frame detect circuit searches the incoming data for three consecutive A1 bytes followed immediately by one A2 byte. The data alignment circuit then aligns the parallel output data to the byte and frame boundaries of the incoming data stream. During the framing process the parallel data bus does not contain valid and aligned data. Upon detecting the third A1, A2 framing patterns that are separated by 125µs from each other, the FSYNC signal goes high for 4 RXCLK cycles, indicating frame synchronization has been achieved.

The probability that random data in a SONET/SDH data stream mimics the framing pattern in the data payload is extremely low. However, there is a state machine built in to prevent false reframing if a framing pattern does show up in the data payload.

#### **TESTABILITY**

The SLK2511B has a comprehensive suite of built-in self-tests. The loopback function provides for at-speed testing of the transmit/receive portions of the circuitry. The enable pin allows for all circuitry to be disabled so that an Iddq test can be performed. The PRBS function allows for a BIST (built-in self-test).

#### **IDDQ FUNCTION**

When held low, the ENABLE pin disables all quiescent power in both the analog and digital circuitry. This allows for IDDQ testing on all power supplies and can also be used to conserve power when the link is inactive.

#### LOCAL LOOPBACK

The LLOOP signal pin controls the local loopback. When LLOOP is high, the loopback mode is activated and the parallel transmit data is selected and presented on the parallel receive data output pins. The parallel transmit data is also multiplexed and presented on the high-speed serial transmit pins. Local loopback can only be enabled when the device is under the transceiver mode.




Figure 3. Local Loopback Data Path



#### REMOTE LOOPBACK

The RLOOP signal pin controls the remote loopback. When RLOOP is high, the serial receive data is selected and presented on the serial transmit data output pins. The serial received data is also demultiplexed and presented on the parallel receive data pins. The remote loop can be enabled only when the device is under transceiver mode. When the device is put under the repeater mode with RX\_MONITOR high, it performs the same function as the remote loopback.




Figure 4. Remote Loopback Data Path/Repeater Mode Operation

### **PRBS**

The SLK2511B has two built-in pseudorandom bit stream (PRBS) functions. The PRBS generator is used to transmit a PRBS signal. The PRBS verifier is used to check and verify a received PRBS signal.

When the PRBSEN pin is high, the PRBS generator and verifier are both enabled. A PRBS is generated and fed into the parallel transmitter input bus. Data from the normal input source is ignored in PRBS mode. The PBRS pattern is then fed through the transmitter circuitry as if it was normal data and sent out by the transmitter. The output can be sent to a bit error rate tester (BERT) or to the receiver of another SLK2511B. If an error occurs in the PRBS pattern, the PRBSPASS pin is set low for 2 RXCLKP/N cycles.

#### **POWER-ON RESET**

Upon application of minimum valid power, the SLK2511B generates a power-on reset. During the power-on reset the PRXDATA[0:3] signal pins goes to 3-state. RXCLKP and RXCLKN are held low. The length of the power-on reset cycle is dependent upon the REFCLKP and REFCLKN frequency but is less than 1ms in duration.



### ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

|                  |                           |  | VALUE                    | UNIT |
|------------------|---------------------------|--|--------------------------|------|
| $V_{DD}$         | Supply voltage            |  | -0.3 to 3                | V    |
|                  |                           | TTL input terminals                                | -0.3 to 4                | V    |
|                  | Voltage range             | LVDS terminals                                     | -0.3 to 3                | V    |
|                  |                           | Any other terminal except aboven                   | $-0.3$ to $V_{DD} + 0.3$ | V    |
| $P_D$            | Package power dissipation |  | See Dissipation Rating T | able |
| T <sub>stg</sub> | Storage temperat          | rure   | -65 to 150               | °C   |
|                  | Electrostatic discl       | Electrostatic discharge                            |                          |      |
| T <sub>A</sub>   | Characterized fre         | Characterized free-air operating temperature range |                          | °C   |
|                  | Lead temperature          | e 1,6 mm (1/16 inch) from case for 10 seconds      | 260                      | °C   |

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATINGS**

| PACKAGE            | T <sub>A</sub> ≤ 25°C<br>POWER RATING | DERATING FACTOR <sup>(1)</sup><br>ABOVE T <sub>A</sub> = 25°C | T <sub>A</sub> = 85°C<br>POWER RATING |  |
|--------------------|---------------------------------------|---|---------------------------------------|--|
| PZP <sup>(2)</sup> | 3.4 W                                 | 33.78 mW/°C   | 1.3 W                                 |  |
| PZP <sup>(3)</sup> | 2.27 W                                | 22.78 mW/°C   | 0.911 W                               |  |

<sup>1)</sup> This is the inverse of the traditional junction-to-ambient thermal resistance (R<sub>BJA</sub>).

#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

|                |                         |  | MIN   | NOM | MAX   | UNIT |
|----------------|-------------------------|--|-------|-----|-------|------|
| $V_{DD}$       | Supply voltage          |  | 2.375 | 2.5 | 2.625 | V    |
| $P_D$          | Power dissipation       | Frequency = 2.488 Gb/sec, PRBS pattern |       | 900 | 1100  | mW   |
|                | Shutdown current        | Enable = 0, VDDA, VDD pins, VDD = max  |       | 20  |       | μΑ   |
| T <sub>A</sub> | Operating free-air temp | erature                                | - 40  |     | 85    | °C   |

### START-UP SEQUENCE

To ensure proper start up, follow one of the following steps when powering up the SLK2511B.

- 1. Keep ENABLE (pin 44) low until power supplies and reference clock have become stable.
- 2. Drive ENABLE (pin 44) low for at least 30 ns after power supplies and reference clock have become stable.

The following step is recommended with either of the above two sequences.

3. Drive RESET low for at least 10 ns after link has become stable to center the TXFIFO.

<sup>(2) 2</sup> oz trace and copper pad with solder.

<sup>(3) 2</sup> oz trace and copper pad without solder.



### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

|   | PARAMETER  | TEST CONDITIONS                               | MIN  | TYP  | MAX  | UNIT      |
|---|--|---|------|------|------|-----------|
| TTL   |  |   |      |      |      |           |
| V <sub>IH</sub>   | High-level input voltage                             |   | 2    |      | 3.6  | V         |
| V <sub>IL</sub>   | Low-level input voltage                              |   |      |      | 0.80 | V         |
| I <sub>IH</sub>   | Input high current                                   | $V_{DD} = MAX, V_{IN} = 2 V$                  |      |      | 40   | μΑ        |
| I <sub>IL</sub>   | Input low current                                    | $V_{DD} = MAX, V_{IN} = 0.4 V$                | -40  |      |      | μΑ        |
| V <sub>OH</sub>   | High-level output voltage                            | I <sub>OH</sub> = -1 mA                       | 2.10 | 2.3  |      | V         |
| V <sub>OL</sub>   | Low-level output voltage                             | I <sub>OH</sub> = 1 mA                        |      | 0.25 | 0.5  | V         |
| C <sub>I</sub>  | Input capacitance                                    |   |      |      | 4    | pF        |
| LVDS INPU   | JT SIGNALS   |   |      |      |      |           |
| V <sub>I</sub>  | Input voltage  |   | 825  |      | 1575 | mV        |
| \ /   | Input differential threshold voltage<br>See Figure 5 | Assumes 60% / 40% duty cycle                  | 250  |      |      | \/        |
| $V_{ID(th)}$  |  | Assumes 55% / 45% duty cycle                  | 200  | mV   |      |           |
| t <sub>r</sub> /t <sub>f</sub>                                | Input transition time                                | 20% to 80%                                    |      |      | 375  | ps        |
| C <sub>I</sub>  | Input capacitance                                    |   |      |      | 3    | pF        |
| R <sub>I</sub>  | Input differential impedance                         | On-chip termination                           | 80   | 100  | 120  | Ω         |
| t <sub>su</sub>   | Input setup time requirement                         | See Figure 8                                  | 300  |      |      | ps        |
| t <sub>h</sub>  | Input hold time requirement                          | See Figure 8                                  | 300  |      |      | ps        |
| T <sub>(duty)</sub>   | Input clock duty cycle                               |   | 40%  |      | 60%  |           |
|   | PUT SIGNALS  |   |      |      |      |           |
| V <sub>OD</sub>   | Output differential voltage                          |   | 300  |      | 800  |           |
| Vos   | Output common mode voltage                           | D 400 1404                                    | 1070 |      | 1375 |           |
| V <sub>OD</sub>   | Change VOD between 1 and 0                           | $R_L = 100 \pm 1\%$                           |      |      | 25   | mV        |
| Vos   | Change VOS between 1 and 0                           |   |      |      | 25   |           |
| I <sub>(SP)</sub> , I <sub>(SN)</sub> ,<br>I <sub>(SPN)</sub> | Output short circuit current                         | Outputs shorted to ground or shorted together |      |      | 24   | mA        |
| I <sub>off</sub>  | Power-off current                                    | $V_{DD} = 0 V$                                |      |      | 10   | μΑ        |
| t <sub>(cq_min)</sub>   | 0  |   |      |      | 100  | 20        |
| t <sub>(cq_max)</sub>   | Clock-output time                                    | See Figure 7                                  |      |      | 100  | ps        |
| t <sub>r</sub> /t <sub>f</sub>                                | Output transition time                               | 20% to 80%                                    | 100  |      | 300  | ps        |
|   | Output clock duty cycle                              |   | 45%  |      | 55%  |           |
|   | Data output to FRAME_SYNC delay                      |   | 4    |      | 7    | Bit times |

### (OC-48 = 622.08 MHz, Clock Rates With $t_r/t_f \le 500~ps$ )




Figure 5. LVDS Differential Input Voltage vs Input Duty Cycle



### **TIMING REQUIREMENTS**

over recommended operating conditions (unless otherwise noted)

|                            | PARAMETER  | TEST CONDITIONS  | MIN  | TYP  | MAX  | UNIT        |  |
|----------------------------|--|--|------|------|------|-------------|--|
| REFERENC                   | E CLOCK (REFCLK)   |  |      |      |      |             |  |
|                            | Frequency tolerance <sup>(1)</sup>   |  | -20  |      | 20   | ppm         |  |
|                            | Duty cycle   |  | 40%  | 50%  | 60%  |             |  |
|                            | Jitter   | 12 kHz to 20 MHz   |      |      | 3    | ps rms      |  |
| PLL PERFO                  | RMANCE SPECIFICATIONS  |  |      |      |      |             |  |
|                            | PLL startup lock time  | V <sub>DD</sub> , V <sub>DDC</sub> = 2.3 V, after REFCLK is stable |      |      | 1    | ms          |  |
|                            | Acquisition lock time  | Valid SONET signal or PRBS OC-48                                   | •    | 2031 |      | Bit Times   |  |
| SERIAL TRA                 | ANSMITTER/RECEIVER CHARACTERISTIC  | CS   |      |      |      |             |  |
|                            | // _ ISTYDOD STYDONI transmit  | PRE1 = 0, PRE2 = 0, Rt = 50,<br>See Table 5 and Figure 1           | 650  | 850  | 1000 |             |  |
|                            | V <sub>(ODD)</sub> =  STXDOP-STXDON , transmit differential output voltage under | PRE1 = 1, PRE2 = 0   | 550  | 750  | 900  | mV          |  |
|                            | de-emphasis  | PRE1 = 0, PRE2 = 1   | 540  | 700  | 860  |             |  |
|                            |  | PRE1 = 1, PRE2 = 1   | 500  | 650  | 800  |             |  |
| V <sub>(CMT)</sub>         | Transmit common mode voltage range   | $Rt = 50\Omega$  | 1100 | 1250 | 1400 | mV          |  |
|                            | Receiver Input voltage requirement,<br>V <sub>ID</sub> = SRXDIP-SRXDIN           |  | 150  |      |      | mV          |  |
| V <sub>(CMR)</sub>         | Receiver common mode voltage range   |  | 1100 | 1250 | 2250 | mV          |  |
| I                          | Receiver input leakage   |  | -550 |      | 550  | μΑ          |  |
| R <sub>I</sub>             | Receiver differential impedance  |  | 80   | 100  | 120  | Ω           |  |
| C <sub>I</sub>             | Receiver input capacitance   |  | •    |      | 1    | pF          |  |
| t <sub>d(TX_Latency)</sub> | t <sub>d</sub> (TX_Latency)  |  |      |      | 50   | Bit Times   |  |
| t <sub>d(RX_Latency)</sub> |  |  |      |      | 50   | Dit Tillles |  |

<sup>(1)</sup> The ±20 ppm tolerance is required to meet SONET/SDH requirements. For non-SONET/SDH compliant systems, looser tolerances may apply.

### SERIAL DIFFERENTIAL SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

|                | PARAMETER                                  | TEST CONDITIONS                               | MIN | TYP  | MAX | UNIT               |
|----------------|--|---|-----|------|-----|--------------------|
| t <sub>t</sub> | Differential signal rise time (20% to 80%) | $R_L = 50\Omega$                              | 80  | 100  | 140 | ps                 |
| t <sub>j</sub> | Output jitter                              | Jitter-free data, 12 kHz to 20 MHz, RLOOP = 1 |     | 0.05 | 0.1 | UI <sub>(pp)</sub> |
|                | Jitter tolerance                           | RLOOP = 1, See Figure 2                       |     |      |     |                    |
|                | Jitter transfer                            | RLOOP = 1, See Figure 2                       |     |      |     |                    |



### **TYPICAL CHARACTERISTICS**




Figure 6. Test Load and Voltage Definitions for LVDS Outputs




Figure 7. LVDS Output Waveform




Figure 8. LVDS Input Waveform



### **APPLICATION INFORMATION**




Figure 9. Transmitter Test Setup




Figure 10. High-Speed I/O Directly Coupled Mode




Figure 11. High-Speed I/O AC Coupled Mode



### **APPLICATION INFORMATION (continued)**

#### DESIGNING WITH THE PowerPAD PACKAGE

The SLK2511B is housed in high-performance, thermally enhanced, 100-pin PZP PowerPAD packages. Use of a PowerPAD package does not require any special considerations except to note that the PowerPAD, which is an exposed die pad on the bottom of the device, is a metallic thermal and electrical conductor. Correct device operation requires that the PowerPAD be soldered to the thermal land. Do not run any etches or signal vias under the device, but have only a grounded thermal land, as explained below. Although the actual size of the exposed die pad may vary, the minimum size required for the keepout area for the 100-pin PZP PowerPAD package is  $12 \text{ mm} \times 12 \text{ mm}$ .

A thermal land, which is an area of solder-tinned-copper, is required underneath the PowerPAD package. The thermal land varies in size depending on the PowerPAD package being used, the PCB construction, and the amount of heat that needs to be removed. In addition, the thermal land may or may not contain numerous thermal vias, depending on PCB construction.

Other requirements for thermal lands and thermal vias are detailed in the TI application note *PowerPAD<sup>TM</sup>* Thermally Enhanced Package Application Report, TI literature number SLMA002, available via the TI Web pages beginning at URL http://www.ti.com.




Figure 12. Example of a Thermal Land

For the SLK2511B, this thermal land should be grounded to the low-impedance ground plane of the device. This improves not only thermal performance but also the electrical grounding of the device. It is also recommended that the device ground terminal landing pads be connected directly to the grounded thermal land. The land size should be as large as possible without shorting device signal terminals. The thermal land may be soldered to the exposed PowerPAD using standard reflow soldering techniques.

While the thermal land may be electrically floated and configured to remove heat to an external heat sink, it is recommended that the thermal land be connected to the low-impedance ground plane of the device. More information may be obtained from the TI application note *PHY Layout*, TI literature number SLLA020.



### PACKAGE OPTION ADDENDUM

16-Mar-2007

#### **PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package<br>Type | Package<br>Drawing | Pins P | Package<br>Qty | e Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|-----------------------|-----------------|--------------------|--------|----------------|---------------------------|------------------|------------------------------|
| SLK2511BPZP      | ACTIVE                | HTQFP           | PZP                | 100    | 90             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-3-260C-168 HR          |
| SLK2511BPZPG4    | ACTIVE                | HTQFP           | PZP                | 100    | 90             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-3-260C-168 HR          |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PZP (S-PQFP-G100)

# PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.






### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products           |                        | Applications       |                           |
|--------------------|------------------------|--------------------|---------------------------|
| Amplifiers         | amplifier.ti.com       | Audio              | www.ti.com/audio          |
| Data Converters    | dataconverter.ti.com   | Automotive         | www.ti.com/automotive     |
| DSP                | dsp.ti.com             | Broadband          | www.ti.com/broadband      |
| Interface          | interface.ti.com       | Digital Control    | www.ti.com/digitalcontrol |
| Logic              | logic.ti.com           | Military           | www.ti.com/military       |
| Power Mgmt         | power.ti.com           | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers   | microcontroller.ti.com | Security           | www.ti.com/security       |
| Low Power Wireless | www.ti.com/lpw         | Telephony          | www.ti.com/telephony      |
|                    |                        | Video & Imaging    | www.ti.com/video          |
|                    |                        | Wireless           | www.ti.com/wireless       |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265