

AUGUST 1994

930 Series Companion Chip

# DATASHEET

2

# FEATURES

- Integrated Interrupt Request Controller, Timer, and Serial Data Transmitter/Receiver
- 930 Series processor interface
- 40 MHz operation
- 15-channel Interrupt Request Controller
  - Individual interrupt masks
  - Positive and negative level and edge trigger options for each channel
- Four independent 16-bit timers
- Prescalers for two timers
- Five modes of operation for each timer
- Two Serial Data Transmitter and Receiver Units
  - Compatible with MB89251
  - Synchronous or asynchronous operation
  - 5 to 8 bit character length selection
  - Parity bit option
  - Internal or external synchronous mode options
  - One (MONOSYNC) or two (BISYNC) synchronous character options
- 0.8 micron gate CMOS technology.

#### **GENERAL DESCRIPTION**


The MB86940 930 Series Companion Chip is a combination interrupt request controller (IRC), timer, and serial data transmitter/receiver (SDTR) that is designed for use with the 930 Series 32-bit RISC embedded processors.

The interrupt controller supports 15 maskable, prioritized interrupts. The system processor can program each interrupt channel to trigger in response to a high level, a low level, arising edge, or a falling edge. The IRC1 atches the interrupt requests and asserts the encoded level number of the highest-priority interrupt on the IRL<3:0> Interrupt Request Bus to interrupt the processor and identify the interrupt.

The timers can generate periodic interrupts and square waves, and feature two watchdog modes. They can be clocked by two prescalers, by external clocks, or by the internal MB86940 clock.

The two Serial Data Transmitter and Receiver (SDTR) units support both synchronous and asynchronous modes, and are program-compatible with standard serial communication devices. They operate independently and can be clocked with the internal MB86940 clock, with external clocks, or with clocks generated by the on-chip timers. Each SDTR supports the communication protocol and handshaking signals necessary for modem interface and control.

#### **PACKAGE OPTIONS**






## PIN ASSIGNMENT --- 135-PIN PGA

PIN NO.	PIN NAME	TYPE	PIN NO.	PIN NAME	TYPE	PIN NO.	PIN NAME	TYPE
1	D4	I/O	46	D7	I/O	91	D6	1/0
2	D2	I/O	47	RS0	I	92	NC	_
3	NC	-	48	RS1	I	93	RS2	I
4	NC	-	49	RS3	I	94	VCC	-
5	NC	_	50	VCC	-	95	-CS	-
6	D0	I/O	51	–AS	I.	96	-RESET	1
7	-DTR0	0	52	CLOCK	I.	97	D5	1/O
8	TRNDT0	0	53	VCC	-	98	GND	-
9	TxRDY0	0	54	D3	I/O	99	VCC	
10	RxRDY0	0	55	VCC	-	100	WSEL	i i
11	TCLK0	I.	56	NC	-	101	GND	-
12	NC		57	D1	I/O	102	VCC	-
13	NC		58	-RTS0	0	103	-DSR0	1
14	Do Not Connect		59	TxEMP0	0	104	RCLK0	1
15	Do Not Connect	_	60	SYBRK0	I/O	105	GND	
16	Do Not Connect	_	61	-CTS0	i	106	NC	-
17	PRSCK0	0	62	RCVDT0	1	107	GND	- 1
18	OUTO	0	63	NC	-	108	VCC	- 1
19	PRSCK1	0	64	NC	-	109	CLK0	1
20	IN1	I.	65	Do Not Connect	-	110	GND	-
21	IN2	1	66	ACK0	I I	111	VCC	
22	CLK2	1	67	IN0	I I	112	NC	-
23	NC	_	68	ACK1	1	113	CLK3	
24	NC		69	CLK1	1	114	GND	_
25	OUT3	0	70	OUT1	0	115	NC	
26	RCLK1	1	71	OUT2	0	116	GND	_
27	READY1	0	72	NC	-	117	VCC	-
28	-CTS1	1	73	IN3	1	118	TxEMP1	0
29	-DSR1	1	74	RCVDT1	1	119	GND	_
30	SYBRK1	1/0	75	-READY2	0	120	VCC	-
31	TRNDT1	0	76	-TCLK1	1	121	IRQ3	
32	-RTS1	0	77	RxRDY1	0	122	IRQ7	1
33	IRL1	0	78	TxRDY1	0	123	GND	-
34	IRL2	0	79	-DTR1	0	124	D13	I/O
35	NC		80	IRL0	0	125	GND	_
36	IRQ2	1	81	IRL3	0	126	VCC	_
37	IRQ5	1	82	IRQ1	1	127	IRQ14	I.
38	IRQ8	1	83	IRQ4	1	128	GND	—
39	IRQ9	1	84	IRQ6	I.	129	VCC	-
40	D15	I/O	85	NC		130	RS4	1
41	D10	I/O	86	D12	I/O	131	RD/-WR	1
42	IRQ10	I.	87	D11	I/O	132	GND	I.
43	IRQ12	I.	88	IRQ11	1	133	Do Not Connect	
44	IRQ15	1	89	IRQ13	I	134	NC	—
45	D8	1/0	90	D9	I/O	135	D14	1/O
						I		



#### PIN ASSIGNMENT --- 144-PIN QPFT


5     IRQ8     I     53     SYBRK1     I/O     101     D7     I/C       6     IRQ7     I     54     VCC      102     GND        7     IRL3     O     55     GND      103     Do Not Connect        9     GND      57     TRNDT1     O     106     Do Not Connect        10     IRL1     O     58     -RTS1     I     107     NC        11     IRL0     O     59     -CTS1     I     108     NC        12     IRQ6     I     61     CLK0     I     110     NC        14     IRQ4     I     62     INO     I     110     NC        15     IRQ3     I     63     ACK0     I     111     NC        16     NC     -     64     PRSCK0     O     112     NC  <	PIN NO.	PIN NAME	TYPE	PIN NO.	PIN NAME	TYPE	PIN NO.	PIN NAME	TYPE
3     IRQ10     I     51     RCLK1     I     99     NC	1	VCC		49	NC		97	NC	_
4     IRQ8     I     52     TXRDY1     0     100     D6     I/C       5     IRQ8     I     53     SYBRK1     I/O     101     D7     I/O       6     IRQ7     I     54     VCC      102     GND        7     IRL3     0     55     GND      103     Do Not Connect        8     IRL2     0     56     -DTR1     0     104     Do Not Connect        10     IRL1     0     58     -RTS1     0     106     Do Not Connect        11     IRL0     0     59     -CTS1     I     107     NC        12     IRQ6     I     610     CLK0     I     109     NC        13     IRQ3     I     63     ACK0     I     1111     NC        14     IRQ4     I     62     OUTO     113     WSEL     I <td>2</td> <td>IRQ11</td> <td>1</td> <td>50</td> <td>RCVDT1</td> <td>1</td> <td>98</td> <td>NC</td> <td>_</td>	2	IRQ11	1	50	RCVDT1	1	98	NC	_
5     IRQ8     1     53     SYBRK1     I/O     101     D7     I/O       6     IRQ7     I     54     VCC      102     GND        7     IRL3     O     55     GND      103     Do Not Connect        9     GND      57     TRNDT1     O     105     Do Not Connect        10     IRL1     O     58     -RTS1     O     106     Do Not Connect        11     IRL0     O     59     -CTS1     I     107     NC        12     IRQ6     I     61     CLK0     I     109     NC        13     IRQ3     I     63     ACK0     I     111     NC        16     NC      64     PRSCK0     O     112     NC        17     -READY1     O     68     PRSCK1     O     116     VCC	3	IRQ10	i i	51	RCLK1	1	99	NC	
6     IRQ7     1     54     VCC     —     102     GND     —       7     IRL3     0     55     GND     —     103     Do Not Connect     —       9     GND     —     57     TRNDT1     0     104     Do Not Connect     —       10     IRL1     0     58     -RTS1     0     106     Do Not Connect     —       11     IRL0     0     59     -CTS1     I     107     NC     —       12     IRQ6     I     61     CLK0     I     109     NC     —       13     IRQ3     I     63     ACK0     I     111     NC     —       16     NC     —     64     PRSCK0     0     113     WSEL     I       18     VCC     —     66     GND     —     114     VCC     —       20     -READY1     0     68     PRSCK1     0     116     VCC     —	4	IRQ9	ł	52	TxRDY1	0	100	D6	I/O
7   IRL3   0   55   GND   —   103   Do Not Connect   —     8   IRL2   0   56   —DTR1   0   104   Do Not Connect   —     9   GND   —   57   TRNDT1   0   105   Do Not Connect   —     10   IRL1   0   59   —CTS1   I   107   NC   —     11   IRL0   0   59   —CTS1   I   107   NC   —     12   IRQ6   I   60   —DSR1   I   108   NC   —     13   IRQ5   I   61   CLK0   I   109   NC   —     14   IRQ4   I   62   NO   I   111   NC   —     17   —READY2   0   65   OUT0   0   113   WSEL   I     18   VCC   —   66   GND   —   114   VCC   —     19   GND   —   67   OUT1   0   115   VCC <td< td=""><td>5</td><td>IRQ8</td><td>1</td><td>53</td><td>SYBRK1</td><td>I/O</td><td>101</td><td>D7</td><td>I/O</td></td<>	5	IRQ8	1	53	SYBRK1	I/O	101	D7	I/O
8     IRL2     0     56     -DTR1     0     104     Do Not Connect        9     GND      57     TRNDT1     0     105     Do Not Connect        10     IRL1     0     58     -RTS1     0     106     Do Not Connect        11     IRL0     0     59     -CTS1     I     107     NC        12     IRQ6     1     61     CLK0     I     109     NC        13     IRQ3     1     63     ACK0     I     111     NC        16     NC      64     PRSCK0     0     113     WSEL     I       18     VCC      66     GND      114     VCC        19     GND      67     OUT1     0     115     VCC        21     NC      72     NC      120     -AS </td <td>6</td> <td>IRQ7</td> <td>1</td> <td>54</td> <td>VCC</td> <td>-</td> <td>102</td> <td>GND</td> <td>—</td>	6	IRQ7	1	54	VCC	-	102	GND	—
9     GND     —     57     TRNDT1     O     105     Da Not Connect     —       10     IRL1     O     58     -RTS1     O     106     Da Not Connect     —       11     IRL0     O     59     -CTS1     I     107     NC     —       12     IRQ5     I     61     CLK0     I     109     NC     —       13     IRQ5     I     61     CLK0     I     110     NC     —       14     IRQ3     I     63     ACK0     I     111     NC     —       16     NC     —     64     PRSCK0     O     113     WSEL     I       18     VCC     —     66     GND     —     114     VCC     —       20     -READY1     O     68     PRSCK1     O     116     VCC     —       21     NC     —     69     ACK1     I     117     GND     —	7	IRL3	0	55	GND	—	103	Do Not Connect	
10   IRL1   0   58   -RTS1   0   106   Do Not Connect   -     11   IRL0   0   59   -CTS1   I   107   NC   -     12   IRQ6   I   60   -DSR1   I   108   NC   -     13   IRQ5   I   61   CLK0   I   109   NC   -     14   IRQ4   I   62   IN0   I   110   NC   -     15   IRQ3   I   63   ACK0   I   111   NC   -     16   NC   -   64   PRSCK0   O   113   WSEL   I     18   VCC   -   66   GND   -   114   VCC   -     20   -READY1   O   68   PRSCK1   O   116   VCC   -     21   NC   -   69   ACK1   I   117   GND   -     22   IRQ2   I   70   IN1   I   118   -RESET   I <td>8</td> <td>IRL2</td> <td>0</td> <td>56</td> <td>-DTR1</td> <td>0</td> <td>104</td> <td>Do Not Connect</td> <td>_</td>	8	IRL2	0	56	-DTR1	0	104	Do Not Connect	_
11   IRL0   O   59   -CTS1   I   107   NC	9	GND	_	57	TRNDT1	0	105	Do Not Connect	—
12   IRG6   I   60   -DSR1   I   108   NC	10	IRL1	0	58	-RTS1	0	106	Do Not Connect	—
13   IRQ5   I   61   CLK0   I   109   NC	11	IRL0	0	59	-CTS1	1	107	NC	
14   IRQ4   I   62   IN0   I   110   NC   —     15   IRQ3   I   63   ACK0   I   111   NC   —     16   NC   —   64   PRSCK0   O   112   NC   —     17   -READY2   O   65   OUT0   O   113   WSEL   I     18   VCC   —   66   GND   —   114   VCC   —     20   -READY1   O   68   PRSCK1   O   116   VCC   —     21   NC   —   69   ACK1   I   117   GND   —     22   IRQ2   I   70   IN1   I   118   -RESET   I     23   IRQ1   I   71   CLK1   I   119   GLOCK   I     24   NC   —   72   NC   —   120   -AS   I     24   NC   —   73   VCC   —   121   RD/-WR   I	12	IRQ6	1	60	-DSR1	1	108	NC	—
15   IRQ3   I   63   ACK0   I   111   NC	13	IRQ5	I	61	CLK0	1	109	NC	
16     NC     -     64     PRSCK0     O     112     NC     -       17     -READY2     O     65     OUT0     O     113     WSEL     I       18     VCC      66     GND      114     VCC        19     GND      67     OUT1     O     115     VCC        20     -READY1     O     68     PRSCK1     O     116     VCC        21     NC      69     ACK1     I     117     GND        22     IRQ1     I     71     CLK1     I     119     CLOCK     I       24     NC      72     NC      120     -AS     I       25     NC      73     VCC     -     121     RD/-WR     I       26     -DSR0     I     74     CLK3     I     122     -CS     I	14	IRQ4	1	62	IN0	1	110	NC	—
17   -READY2   0   65   OUT0   0   113   WSEL   1     18   VCC   -   66   GND   -   114   VCC   -     19   GND   -   67   OUT1   0   115   VCC   -     20   -READY1   0   68   PRSCK1   0   116   VCC   -     21   NC   -   69   ACK1   1   117   GND   -     22   IRQ2   I   70   IN1   I   118   -RESET   I     23   IRQ1   I   71   CLK1   I   119   CLOCK   I     24   NC   -   72   NC   -   120   -AS   I     25   NC   -   73   VCC   -   121   RD/-WR   I     26   -DSR0   I   74   CLK3   I   122   -CS   I     27   -CTS0   I   75   IN3   I   124   D8   I/CO	15	IRQ3	I I	63	ACK0	I	111	NC	
18   VCC    66   GND    114   VCC      19   GND    67   OUT1   O   115   VCC      20   -READY1   O   68   PRSCK1   O   116   VCC      21   NC    69   ACK1   I   117   GND      22   IRQ2   I   70   IN1   I   118   -RESET   I     23   IRQ1   I   71   CLK1   I   119   CLOCK   I     24   NC    72   NC    120   -AS   I     25   NC    73   VCC    121   RD/-WR   I     26   -DSR0   I   74   CLK3   I   122   -CS   I     27   -CTS0   I   75   IN3   I   123   VCC      28   -RST0   O   76   CLK2   I   124   D8   I//C			_	64	PRSCK0	0	112	NC	
19   GND   —   67   OUT1   O   115   VCC   —     20   -READY1   O   68   PRSCK1   O   116   VCC   —     21   NC   —   69   ACK1   I   117   GND   —     22   IRQ2   I   70   IN1   I   118   -RESET   I     23   IRQ1   I   71   CLK1   I   119   CLOCK   I     24   NC   —   72   NC   —   120   -AS   I     25   NC   —   73   VCC   —   121   RD/-WR   I     26   -DSR0   I   74   CLK3   I   122   -CS   I     27   -CTS0   I   75   IN3   I   123   VCC   —     28   -RST0   O   76   CLK2   I   124   D8   I/CC     30   GND   —   78   Do Not Connect   —   126   VCC   —	17	-READY2	0	65	OUTO	0	113	WSEL	I.
20   -READY1   0   68   PRSCK1   0   116   VCC	18	VCC		66	GND	-	114	VCC	
21   NC   —   69   ACK1   I   117   GND   —     22   IRQ2   I   70   IN1   I   118   -RESET   I     23   IRQ1   I   71   CLK1   I   119   CLOCK   I     24   NC   —   72   NC   —   120   -AS   I     25   NC   —   73   VCC   —   121   RD/-WR   I     26   -DSR0   I   74   CLK3   I   122   -CS   I     27   -CTS0   I   75   IN3   I   123   VCC   —     28   -RST0   O   76   CLK2   I   124   D8   I/CC     30   GND   —   78   Do Not Connect   —   125   D9   I/C     31   -DTR0   O   79   OUT2   O   127   GND   —     32   SYBRK0   I/O   80   OUT3   O   128   D10   I/C	19	GND	—	67	OUT1	0	115	VCC	
22   IRQ2   I   70   IN1   I   118   -RESET   I     23   IRQ1   I   71   CLK1   I   119   CLOCK   I     24   NC   -   72   NC   -   120   -AS   I     25   NC   -   73   VCC   -   121   RD/-WR   I     26   -DSR0   I   74   CLK3   I   122   -CS   I     27   -CTS0   I   75   IN3   I   123   VCC   -     28   -RST0   O   76   CLK2   I   124   D8   I/C     30   GND    78   Do Not Connect   -   126   VCC   -     31   -DTR0   O   79   OUT2   O   128   D10   I/C     33   TXRDY0   O   81   GND   -   129   D11   I/C     34   RCLK0   I   82   D0   I/O   130   RS4   1			0	68	PRSCK1	0	116	VCC	
23   IRQ1   I   71   CLK1   I   119   CLOCK   I     24   NC   -   72   NC   -   120   -AS   I     25   NC   -   73   VCC   -   121   RD/-WR   I     26   -DSR0   I   74   CLK3   I   122   -CS   I     27   -CTS0   I   75   IN3   I   123   VCC   -     28   -RST0   O   76   CLK2   I   124   D8   I/C     29   TRNDT0   O   77   IN2   I   125   D9   I/C     30   GND    78   Do Not Connect   -   126   VCC      31   -DTR0   O   79   OUT2   O   127   GND      32   SYBRK0   I/O   80   OUT3   O   128   D10   I/O     34   RCLK0   I   82   D0   I/O   130   RS4   1 </td <td></td> <td></td> <td>-</td> <td>69</td> <td>ACK1</td> <td>I I</td> <td>117</td> <td>GND</td> <td>-</td>			-	69	ACK1	I I	117	GND	-
24     NC     —     72     NC     —     120     —AS     I       25     NC     —     73     VCC     —     121     RD/–WR     I       26     -DSR0     I     74     CLK3     I     122     -CS     I       27     -CTS0     I     75     IN3     I     123     VCC     —       28     -RST0     O     76     CLK2     I     124     D8     I/O       29     TRNDT0     O     77     IN2     I     125     D9     I/O       30     GND     —     78     Do Not Connect     —     126     VCC     —       31     -DTR0     O     79     OUT2     O     127     GND     —       32     SYBRK0     I/O     80     OUT3     O     128     D10     I/O       34     RCLK0     I     82     D0     I/O     130     RS4     I <t< td=""><td></td><td>IRQ2</td><td>I I</td><td>70</td><td>IN1</td><td>1</td><td>118</td><td>-RESET</td><td>I</td></t<>		IRQ2	I I	70	IN1	1	118	-RESET	I
25     NC     —     73     VCC     —     121     RD/-WR     I       26     -DSR0     I     74     CLK3     I     122     -CS     I       27     -CTS0     I     75     IN3     I     123     VCC     -       28     -RST0     O     76     CLK2     I     124     D8     I/O       29     TRNDT0     O     77     IN2     I     125     D9     I/O       30     GND      78     Do Not Connect     -     126     VCC     -       31     -DTR0     O     79     OUT2     O     127     GND     -       32     SYBRK0     I/O     80     OUT3     O     128     D10     I/O       33     TxRDY0     O     81     GND     -     129     D11     I/O       34     RCLK0     I     82     D0     I/O     130     RS4     I <td>23</td> <td>IRQ1</td> <td>I.</td> <td>71</td> <td>CLK1</td> <td>1</td> <td>119</td> <td>CLOCK</td> <td>I.</td>	23	IRQ1	I.	71	CLK1	1	119	CLOCK	I.
26     -DSR0     I     74     CLK3     I     122     -CS     I       27     -CTS0     I     75     IN3     I     123     VCC     -       28     -RST0     O     76     CLK2     I     124     D8     I/C       29     TRNDT0     O     77     IN2     I     125     D9     I/C       30     GND      78     Do Not Connect     -     126     VCC     -       31     -DTR0     O     79     OUT2     O     127     GND     -       32     SYBRK0     I/O     80     OUT3     O     128     D10     I/O       33     TxRDY0     O     81     GND     -     129     D11     I/O       34     RCLK0     I     82     D0     I/O     130     RS4     1       35     NC     -     83     D1     I/O     131     RS3     I		NC	—	72	NC		120	-AS	1
27   -CTS0   I   75   IN3   I   123   VCC	25	NC			VCC	-	121	RD/-WR	
28   -RST0   O   76   CLK2   I   124   D8   I/C     29   TRNDT0   O   77   IN2   I   125   D9   I/C     30   GND    78   Do Not Connect    126   VCC      31   -DTR0   O   79   OUT2   O   127   GND      32   SYBRK0   I/O   80   OUT3   O   128   D10   I/O     33   TxRDY0   O   81   GND    129   D11   I/O     34   RCLK0   I   82   D0   I/O   130   RS4   I     35   NC    83   D1   I/O   131   RS3   I     36   NC    84   NC    132   RS2   I     37   NC    85   NC    133   NC      38   NC    87   NC    135   RS0   I <td></td> <td></td> <td>I I</td> <td>74</td> <td>CLK3</td> <td>I I</td> <td>122</td> <td>-CS</td> <td>1</td>			I I	74	CLK3	I I	122	-CS	1
29   TRNDT0   O   77   IN2   I   125   D9   I/O     30   GND    78   Do Not Connect    126   VCC      31   -DTR0   O   79   OUT2   O   127   GND      32   SYBRK0   I/O   80   OUT3   O   128   D10   I/O     33   TxRDY0   O   81   GND    129   D11   I/O     34   RCLK0   I   82   D0   I/O   130   RS4   I     35   NC    83   D1   I/O   131   RS3   I     36   NC    84   NC    132   RS2   I     37   NC    85   NC    133   NC      38   NC    87   NC    134   RS1   I     39   NC    87   NC    135   RS0   I	27	-CTS0	I I	75	IN3	1	123	VCC	_
30   GND    78   Do Not Connect    126   VCC      31   -DTR0   0   79   OUT2   0   127   GND      32   SYBRK0   I/O   80   OUT3   0   128   D10   I/O     33   TxRDY0   0   81   GND    129   D11   I/O     34   RCLK0   I   82   D0   I/O   130   RS4   I     35   NC    83   D1   I/O   131   RS3   I     36   NC    84   NC    132   RS2   I     37   NC    85   NC    133   NC      38   NC    86   NC    134   RS1   I     39   NC    87   NC    135   RS0   I     40   RCVDT0   I   89   D3   I/O   137   D13   I/O<			-	76	CLK2	I I	124	D8	I/O
31     -DTR0     O     79     OUT2     O     127     GND        32     SYBRK0     I/O     80     OUT3     O     128     D10     I/O       33     TXRDY0     O     81     GND      129     D11     I/O       34     RCLK0     I     82     D0     I/O     130     RS4     1       35     NC      83     D1     I/O     131     RS3     I       36     NC      83     D1     I/O     131     RS3     I       37     NC      85     NC      133     NC        38     NC     -     86     NC      134     RS1     I       40     RCVDT0     I     88     D2     I/O     136     D12     I/O       41     -TCLK0     I     89     D3     I/O     137     D13     I/O			0		IN2	I I			I/O
32     SYBRK0     I/O     80     OUT3     O     128     D10     I/O       33     TxRDY0     O     81     GND     -     129     D11     I/O       34     RCLK0     I     82     D0     I/O     130     RS4     1       35     NC      83     D1     I/O     131     RS3     I       36     NC      84     NC      132     RS2     I       37     NC      85     NC      133     NC        38     NC      86     NC      134     RS1     I       39     NC      87     NC      135     RS0     I       40     RCVDT0     I     88     D2     I/O     136     D12     I/O       41     -TCLK0     I     89     D3     I/O     137     D13     I/O	30			78	Do Not Connect		126	VCC	—
33   TXRDY0   O   81   GND    129   D11   I/O     34   RCLK0   I   82   D0   I/O   130   RS4   I     35   NC    83   D1   I/O   131   RS3   I     36   NC    84   NC    132   RS2   I     37   NC    85   NC    133   NC      38   NC    86   NC    135   RS0   I     40   RCVDT0   I   88   D2   I/O   136   D12   I/O     41   -TCLK0   I   89   D3   I/O   137   D13   I/O     42   TXEMP0   O   90   VCC    138   GND      43   RXRDY0   O   91   GND    139   D14   I/O     44   RXRDY1   O   92   D4   I/O   140   D15   I/O							127	GND	_
34   RCLK0   I   82   D0   I/O   130   RS4   I     35   NC    83   D1   I/O   131   RS3   I     36   NC    84   NC    132   RS2   I     37   NC    85   NC    133   NC      38   NC    86   NC    134   RS1   I     39   NC    87   NC    135   RS0   I     40   RCVDT0   I   88   D2   I/O   136   D12   I/O     41   -TCLK0   I   89   D3   I/O   137   D13   I/O     42   TXEMP0   O   90   VCC    138   GND      43   RXRDY0   O   91   GND    139   D14   I/O     44   RXRDY1   O   92   D4   I/O   140   D15   I/O	32	SYBRK0	I/O	80	OUT3	0	128	D10	I/O
35   NC    83   D1   I/O   131   RS3   I     36   NC    84   NC    132   RS2   I     37   NC    85   NC    133   NC      38   NC    86   NC    134   RS1   I     39   NC    87   NC    135   RS0   I     40   RCVDT0   I   88   D2   I/O   136   D12   I/O     41   -TCLK0   I   89   D3   I/O   137   D13   I/O     42   TXEMP0   O   90   VCC    138   GND      43   RxRDY0   O   91   GND    139   D14   I/O     44   RxRDY1   O   92   D4   I/O   140   D15   I/O	33		0	81	GND		129	D11	I/O
36   NC    84   NC    132   RS2   1     37   NC    85   NC    133   NC      38   NC    86   NC    134   RS1   1     39   NC    87   NC    135   RS0   1     40   RCVDT0   I   88   D2   I/O   136   D12   I/O     41   -TCLK0   I   89   D3   I/O   137   D13   I/O     42   TXEMP0   O   90   VCC    138   GND      43   RXRDY0   O   91   GND    139   D14   I/O     44   RXRDY1   O   92   D4   I/O   140   D15   I/O			I				130	RS4	1
37 NC  85 NC  133 NC    38 NC  86 NC  134 RS1 1   39 NC  87 NC  135 RS0 1   40 RCVDT0 I 88 D2 I/O 136 D12 I/O   41 -TCLK0 I 89 D3 I/O 137 D13 I/O   42 TXEMP0 O 90 VCC  138 GND    43 RXRDY0 O 91 GND  139 D14 I/O   44 RXRDY1 O 92 D4 I/O 140 D15 I/O						I/O			I
38     NC     —     86     NC     —     134     RS1     I       39     NC     —     87     NC     —     135     RS0     I       40     RCVDT0     I     88     D2     I/O     136     D12     I/O       41     —TCLK0     I     89     D3     I/O     137     D13     I/O       42     TXEMP0     O     90     VCC     —     138     GND     —       43     RXRDY0     O     91     GND     —     139     D14     I/O       44     RXRDY1     O     92     D4     I/O     140     D15     I/O			-			—	132	RS2	T
39     NC      135     RS0     I       40     RCVDT0     I     88     D2     I/O     136     D12     I/O       41     -TCLK0     I     89     D3     I/O     137     D13     I/O       42     TXEMP0     O     90     VCC      138     GND        43     RXRDY0     O     91     GND      139     D14     I/O       44     RXRDY1     O     92     D4     I/O     140     D15     I/O			-	85		—			
40     RCVDT0     I     88     D2     I/O     136     D12     I/O       41     -TCLK0     I     89     D3     I/O     137     D13     I/O       42     TXEMP0     O     90     VCC      138     GND        43     RXRDY0     O     91     GND      139     D14     I/O       44     RXRDY1     O     92     D4     I/O     140     D15     I/O			-			-			-
41     -TCLK0     I     89     D3     I/O     137     D13     I/O       42     TXEMP0     O     90     VCC      138     GND        43     RxRDY0     O     91     GND      139     D14     I/O       44     RxRDY1     O     92     D4     I/O     140     D15     I/O			—						
42     TXEMP0     O     90     VCC     —     138     GND     —       43     RxRDY0     O     91     GND     —     139     D14     I/C       44     RxRDY1     O     92     D4     I/O     140     D15     I/C			I	88		I/O	136	D12	I/O
43 RxRDY0 O 91 GND 139 D14 1/0 44 RxRDY1 O 92 D4 1/0 140 D15 1/0				89		I/O	137	D13	I/O
44 RxRDY1 O 92 D4 I/O 140 D15 I/O				90	VCC	-	138	GND	_
									I/O
			0						I/O
45 GND — 93 D5 1/O 141 IRQ15 I			—			I/O			I
46 TxEMP1 O 94 NC 142 IRQ14 I			0						1
47 NC - 95 NC - 143 IRQ13 I						-			
48 -TCLK1 I 96 NC - 144 IRQ12 I	48	-TCLK1	1	96	NC	-	144	IRQ12	<u> </u>




FUJITSU

MB86940CPR-G











Name	Туре	Description
-RESET	I	Reset input signal.
SYSTEM CLOCK	I	System clock signal. Internal logic uses a clock derived from this clock signal, but at half the frequency.
-AS	I	Address Strobe. The register to be accessed is determined by the states of RS<4:0>, $-CS$ , and $-RD/WR$ while $-AS$ is asserted.
RD/WR	I	Read/Write. Identifies an operations is a read when high, and as a write when low.
-CS	I	Chip select signal.
RS<4:0>	1	Register Select. A bus used to select an MB86940 register that is to be read or written.
-READY 1 -READY 2	0	Ready. The READY1 and READY2 signals are identical ready signals that are available on two pins for drive purposes. The MB86940 asserts ready during write operations to indicate that it has received data that is written by the processor, and asserts ready during read operations to indicate that it has asserted data that is to be read by the processor onto the data bus. The signals are not used if the internal ready is used by programming the processor for wait states. Both signals are open drain outputs capable of 12mA low–level drive. The signals are driven high for approximately 3ns before transitioning to high impedance.
D<15:0>	1/0	Data Bus. The bus used to transfer data between the MB86940 and the processor.
IRL<3:0>	0	Interrupt Request Level. A bus used to interrupt the processor when an interrupt occurs, and to identify the highest-level pending interrupt.
WSEL	1	Wait Select. Selects two wait states (three-cycle access) when tied low, and one wait state (two-cycle access) when tied high.

#### MPU Interface Signal Descriptions

# Interrupt Request Signal Descriptions

Name	Туре	Description
IRQ<15:1>	I	Interrupt Request. These are prioritized system interrupt requests. IRQ15 has the highest priority, and IRQ1 the lowest. The triggerfor each interrupt can be programmed for a high level, a low level, a rising edge, or a falling edge. The level-trigger interrupt request signals are sampled during three successive internal clock periods to minimize false interrupts.



#### **Timer Signal Descriptions**

Name	Туре	Description
CLK<3:0>1	1	Timer external clock input. In the external clock mode, this signal is synchronized with the internal clock before use.
OUT<3:0> <sup>2</sup>	0	Timer output pin. According to the mode, the output wave functions as (1) periodic interrupt signal output; (2) square wave output; (3) one–shot pulse output.
IN<3:0> <sup>†</sup>	I	Count control input. These inputs are used as gate signals in Modes 0 to 3, and as external triggers in Mode 4.
ACK0 ACK1	1	Asynchronous clock. These are prescaler input clocks that are used when selected in the Prescaler registers. The clocks are synchronized with the internal clock and are divided and output to the PRSCKx pin. When not used, they should be tied low.
PRSCK0 <sup>‡</sup> PRSCK1 <sup>‡</sup>	0	Prescaler output.

1. When not being used, these pins should tied high or low.

2. These pins will be low during reset.

#### **SDTR Signal Descriptions**

Name	Туре	Description
DSR0 DSR1	1	Modem Data Set Ready signal. The status of these pins is loaded into bit 7 of the corresponding SDTR status register.
RTS0 RTS1	0	Modem Request to Send signal. When bit 5 of the command register is set to 1, these signals are driven low.
–DTR0 –DTR1	0	Modem Data Terminal Ready or Rate Select signal. When bit 1 of the command register is set to 1, these signals are driven low.
CTS0 CTS1	1	Modem Clear to Send signal. A transmitter is enabled only when its corresponding -CTSx signal is low.
TRNDT0 TRNDT1	0	Serial transmit data. Parallel data written in the data register is converted into serial data, then transmitted through these pins. In the asynchronous mode, start and stop bits are added to data, and a parity bit can be added. If there is no data to be transmitted, the SDTR transmits synchronous characters in the synchronous mode, and enters the mark state in the asynchronous mode. The mark state also occurs after a transmit disable command is specified (bit 0 of the command register is set to 0) or when -CTS is High. Note that the mark state occurs during transmission after: (1) One byte is transmitted if a transmit disable command is specified (bit 0 of the command register) set to 0) or when whether the synchronous character is transmitted if the first synchronous character was transmitted (with the synchronous state held) in the BISYNC mode.
TxEMP0 TxEMP1	0	These signals are driven high if there is no data to be transmitted in the SDTR. These signals are driven low at the falling edge of the write signal when the processor writes a byte to be transmitted.
TxRDY0 TxRDY1	0	These signals are driven low if the transmit data buffer register becomes empty with the $-CTS$ pin low and the transmitter is enabled.



Name	Туре	Description
-TCLK0 -TCLK1	I	Clock for determining the transmission baud rate. In the synchronous mode, since the baud rate is fixed at transmit clock x 1, the frequency of the clock to be input to the $-TCLK$ pin is the transmission baud rate. In the asynchronous mode, the transmit clock x 1/16 and x 1/64 frequencies will be the transmission baud rate in accordance with the baud rate set in the mode register. For example, if a clock of 19.2 kHz is input to the $-TCLK$ pin, the transmission baud rate is 1200 baud at x 1/16, and 300 baud at x 1/64. The transmit data is synchronized with the falling edge of this transmit clock.
RCVDT0 RCVDT1	I	Serial receive data input. The input data is converted to parallel data in the SDTR and can be read via the system data bus.
RCLK0 RCLK1	I	Clock for determining the receive baud rate. In the synchronous mode, since the baud rate is fixed at receive clock x 1, the frequency of the clock to be input to the RCLK pin is the receive baud rate. In the asynchronous mode, the receive clock x 1/16 and x 1/64 frequencies will be the receive baud rate in accordance with the baud rate set in the mode register. For example, if a clock of 19.2 kHz is input to the RCLK pin, the receive baud rate is 1200 baud at x 1/16, and 300 baud at x 1/64. The receive data is sampled at the falling edge of this receive clock.
SYBRKO SYBRK1	1/0	SYBRK0/SYBRK1. When the external synchronous mode is set in the mode register, synchronous signals are output from these pins. If H-level signals are input to these pins when RCLK is high during hunt, the data sampled at the rising edge of the next RCLK will be the start bit of the received data. When the internal synchronous mode is selected, these pins are used as synchronous character detection pins. If the received data coincides with the data loaded in the synchronous character register (in the BISYNC mode, data for two characters coincide with each other), these are driven high. Then, when the MPU reads data out of the status register, these pins are driven low at the end of the read-out signal strobe. When used in the asynchronous mode, these signals function as break code detection signals. If the received data (including start, stop, and parity bits) is all 0s immediately after a framing error occurs, these signals are driven high. The signals are released when reset is executed or when 1 data is received.
RxRDY0 RxRDY1	0	These pins are driven high when the serial data received at the RCVDT pin is converted to parallel data in the SDTR, allowing the processor to read the data. The signals are driven low when the processor reads the data.

# SDTR Signal Descriptions (Continued)



**Register Map** 

Register		Bit											1				Γ
Name	RS0-4	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	00	TM0 (Trigger Mode 0)										·					
	01	TM1	M1 (Trigger Mode 1) **												*		
	02													**			
IRC	03						RE	Q Cle	ar (W	rite O	nly)						**
into	04								Mask								IM
	05					,	******	*					CL		١F	۹L	
	06								****	****							
	07		*****														
SDTR 0	08				****	****						S	SDTR	Data	0		
	09				****	****					SDTR	CM/S	ST O (O	Comm	nand/S	Status	)
	0A		*****														
	oВ								****	****							
SDTR 1	00	*****							SDTR Data 1								
	0D	*****							SDTR CM/ST 1 (Command/Status)								
	٥E		*****														
	OF		*****														
Timer 0	10		PRS0 (Prescaler 0)														
	11		TCR0 (Timer Control Register 0)														
	12		Reload 0														
	13		Count 0 value														
Timer 1	14		PRS1 (Prescaler 1)														
	15		TCR1 (Timer Control Register 1)														
	16		Reload 1														
	17							C	ount	1 Valu	e						
Timer 2	18								****	****							
	19		TCR2 (Timer Control Register 2)														
	1A								Relo	ad 2							
	1B							C	Count	2 Valu	le						
Timer 3	1C								****	****							
	1D						TCR	3 (Tin	ner Co	ontrol	Regis	ter 3)					
	1E								Rela	ad 3							
	1F							C	ount	3 Valu	le						



#### INTERRUPTS REQUEST CONTROLLER

The Interrupt Request Controller (IRC) is a 15-channel, programmable-trigger interrupt controller that arbitrates pending unmasked interrupt requests, encodes the highest-priority interrupt, and interrupts the processor. The system processor responds by servicing the interrupt and clearing the latched interrupt request in the IRC.

Figure 1 shows a block diagram of the IRC.

The Trigger Mode Control logic selects one of four trigger modes for each channel: high level, low level, rising edge, or falling edge. The processor controls the triggers by writing to the Trigger Mode registers.

The IRQ Latch captures each interrupt request. The system processor reads the latch via the Request Sense register, and clears the latch by writing to the Request Clear register.

The IRQ Mask logic allows selective masking of the interrupts. The processor controls masking by writing to the Mask register.

The Priority Encoder prioritizes the interrupt requests and encodes the highest-priority pending interrupt that is not masked. IRQ15 has the highest priority, and IRQ1 the lowest.

The IRL Latch captures the coded interrupt level number that is generated by the Priority Encoder.

The IRL Mask logic allows masking of all interrupt requests by forcing the interrupt level asserted on IRL<3:0> to 0. The processor can still poll for pending interrupts by reading the Request Sense register even if the interrupt level is masked. The processor controls interrupt level masking by writing to the Mask register.

#### **IRC REGISTERS**

The IRC features six internal registers, shown in *Figure 2*. These registers allow the processor to control IRC operation and to monitor system interrupt requests that may be pending. Register addressing is shown in *Table 1*.




Figure 1. IRC Block Diagram






Figure 2. IRC Registers



#### Trigger Mode Registers

The Trigger Mode registers control the trigger mode for each interrupt channel. Two-bit fields in the registers select one of four trigger modes for each channel as follows:

MDx Value*	Trigger Mode
0	High Level
1	Low Level
2	Rising Edge
3	Falling Edge

\* "x" represents a channel number

Trigger Mode Register 0 controls trigger modes for interrupt channels 8–15; Trigger Mode Register 1 controls trigger modes for interrupt channels 1–7.

Reset clears the Trigger Mode registers, resulting in high level triggering for each interrupt channel.

Note: An interrupt channel should be masked before its trigger mode is changed, or a false interrupt may occur.

#### **Request Sense Register**

The processor reads the state of the IRQ Latch through the Request Sense register to identify pending interrupts.

Bits<15:1> of the register correspond to interrupt channels 15–1 and indicate, when high, that the corresponding interrupts are latched and pending. Bit 0 is reserved.

Reset clears the Request Sense Register.

#### **Request Clear Register**

The processor writes to the Request Clear register to clear the IRQ Latch. The processor typically uses this register to clear the latch associated with an interrupt when it services the interrupt.

Bits<15:1> of the register correspond to interrupt channels 15–1, and writing these bits to 1 clears the corresponding interrupt latches. Bit 0 is reserved.

Reset clears the Request Clear Register.

Note: The processor should clear the latch associated with an interrupt following a change in its trigger mode, or a false interrupt may occur.

#### Mask Register

The Mask register is used to mask the outputs of the IRQ Latch from the Priority Encoder, and the output of the IRL latch from the IRL<3:0> bus. The processor uses the Mask register to mask unused interrupt channels, to temporarily mask individual interrupt requests, and to mask all interrupt requests.

Bits<15:1> of the register correspond to interrupt channels 15–1, and writing these bits to 1 masks the corresponding interrupt request.

Bit 0 of the Mask register, MKIRL, masks the output of the IRL Latch. When MKIRL is set to 1, the IRL Latch output is masked, and the IRL<3:0> bus is forced to 0. When MKIRL is 0, the encoded interrupt level number in the IRL latch is asserted on the IRL<3:0> bus to interrupt the processor. MKIRL is typically set to 1 (mask enabled) in systems that poll interrupt requests.

Reset clears the Mask register.

#### **IRL Latch/Clear Register**

The processor uses the IRL Latch/Clear register to clear and read the IRL Latch.

Bit 4, CL, clears the IRL Latch when written to 1.

Bits <3:0>, the IRL field, holds the value of the IRL Latch. The processor typically reads IRL to identify the highest-priority interrupt level in systems that poll the interrupts.

Reset clears the IRL Latch/Clear Register.

#### Table 1. IRC Register Map

RS<4:0>	Register	Access
0x00	Trigger Mode 0	R/W
0x01	Trigger Mode 1	R/W
0x02	Request Sense	R/-
0x03	Request Clear	—/W
0x04	Mask	R/W
0x05	IRL Latch/Clear	R/W*
0x06	Reserved	_
0x07	Reserved	-

#### **IRC OPERATION**

The IRC latches interrupt requests into the IRQ Latch according to the trigger mode option selected for each interrupt channel. The Priority Encoder prioritizes the unmasked interrupts and generates an encoded interrupt level number for the highest-priority interrupt. The IRL Latch latches the encoded interrupt level number, which is then transferred through the IRL Mask logic to the IRL<3:0> bus to interrupt the processor. The processor responds by servicing the interrupt identified on IRL<3:0>, and clearing the IRL Latch and the latched interrupt from the IRQ Latch through the IRL Latch/Clear register. The IRC then generates a new level number for the highest-priority interrupt that may be latched in the IRQ Latch.

The interrupt request latency is ten system clock cycles. That is, the corresponding interrupt level is asserted on IRL<3:0> ten clock cycles after an interrupt request is recognized by the IRC.

#### Polling

The processor can poll interrupts by reading either the IRQ Latch via the Request Sense register, or the IRL Latch via the IRL Latch/Clear register.

The processor may mask interrupts that it polls via the Request Sense register by masking either the IRQ Latch or the IRL Latch. The processor then periodically reads the IRQ Latch and clears interrupts from the latch when



they are serviced. The IRL Latch may remain unmasked to allow interrupt-driven servicing of some interrupts if the polled interrupts are masked with the IRQ Latch mask.

The processor may mask all interrupts when it polls interrupts via the IRLLatch/Clear register by masking the IRLLatch. The processor then periodically reads the IRL Latch for the highest-level pending interrupt and clears both the IRL Latch and the interrupt from the IRQ Latch once the interrupt is serviced.

#### Initialization

All IRC registers are cleared to 0 by Reset. This results in high-level trigger mode for all interrupts, and all masks disabled.

After reset, the interrupt trigger modes should be changed after the interrupts are masked with the IRQ mask to eliminate false interrupts. The masks can then be disabled,

#### **Noise Immunity**

Level-mode triggers are sampled at the rising edge of the IRC internal clock. An interrupt level must be verified by three successive samples for recognition by the IRC. Thus a level trigger must be asserted for at least two internal clock periods (four system clock periods) for recognition.

Figure 3 shows level-mode trigger sample timing.




Figure 3. IRC Level Mode Trigger Sample Timing



#### TIMING FEATURES

The MB86940 features four independent general-purpose 16-bit timers. Each timer can be independently programmed to operate in one of the following five modes:

- Mode 0 Periodic Interrupt Mode
- Mode 1 Time–out Interrupt Mode
- Mode 2 Square Wave Generator Mode
- Mode 3 Software Trigger Watchdog Mode
- Mode 4 External Trigger Watchdog Mode.

Timer 0 and Timer 1 have clock prescalers that can be independently clocked by the internal MB86940 clock, or by asynchronous external clocks (ACKx). The timers themselves can be independently clocked by the prescaler clock (PRSCKx), by an external asynchronous clock (CLKx), or by the internal clock.

Timer 2 and Timer 3 have no clock prescalers but can be clocked by external asynchronous clocks (CLKx), or by the internal clock.

Figure 4 shows a block diagram of the timers and prescalers, and their clock options. The external prescaler


clocks are labeled ACKx, the prescaler output clocks are labeled PRSCKx, and the external timer clocks are labeled CLKx. Note that the asynchronous external clocks are synchronized internally with the MB86940 internal clock.

#### TIMER REGISTERS

Each timer has a Timer Control register, a Reload register, and a Count register for timer configuration and control. Timer 0 and Timer 1 also have Prescaler registers for prescaler control. *Table 2* shows the timer register map.

#### **Prescaler Registers**

The Prescaler register allows selection of the prescaler clock, the prescaler output, and prescaler value as follows:



*EXT – External Clock.* Selects the prescaler clock source as follows:

0: Internal clock.

1: External clock.




Figure 4. Timer/Prescaler Block Diagram



#### Test – Prescaler Test Mode.

Set to 1 for testing. The prescaler test mode is intended for factory use only. Test should therefore remain 0 during normal operation.

#### Res - Reserved.

Reserved for future use, and should be written 0.

#### Select – Prescaler Output Select.

Selects one of the eight prescaler outputs for the prescaler clock out. Each output is one half the frequency of the previous output (see *Figure 5*). 0 in this field selects the prescaler counter output, 1 selects one half the frequency of the counter output, etc.

#### PCNTR - Prescaler Counter Value.

Table 2. Timer Register Map

Determines the prescaler counter output frequency. The value in this field is loaded into the prescaler counter when time–out (underflow) occurs.

Reset initializes the Prescaler registers to 0x01. This initial state selects internal prescaler clock, the highest prescaler output clock frequency, and a Prescaler value of 1.

#### **Timer Control Registers (TCR)**

The TCR enables and disables the timer and allows selection and control of the timer In and Out signals, clock sources, and operation modes as follows:

15	14	13	12	11	10	9
Out	In	Res	Test	CE	CLKSEL	
8	7	8	5	3	2	0
OUTCRL		inv	Mo	ode	Event	

#### Out - Output Signal Level.

A read-only bit for reading the current Out signal level. When Out is 1, the Out signal level is high.

#### IN – Input Signal Level.

A read-only bit for reading the current In signal level. When In is 1, the In signal level is high.

#### **Res** – Reserved. Reserved for future use. Res should remain 0.

#### Test - Timer Test Mode.

Set to 1 for testing. The timer test mode is intended for factory use only, and should therefore remain 0.

RS<:0>	Functional Unit	Register Name	Access
10	Prescaler 0	Prescale Register 0	R/W
11	Timer 0	Timer Contol Register 0	R/W
12		Reload Value 0	R/W
13		Count 0	R/
14	Prescaler 1	Prescale Register 1	R/W
15	Timer 1	Timer Control Register 1	R/W
16		Reload Value 1	R/W
17		Count Value 1	R/
18	Reserved	*****	
1A	Timer 2	Timer Control Register 2	R/W
1B		Reload Value 2	R/W
1C		Count Value 2	R/-
1C	Reserved	****	
1D	Timer 3	Timer Control Register 3	R/W
1E		Reload Value 3	R/W
1F		Count Value 3	R/

#### CE – Count Enable

Enables the timer when set to 1; disables the timer when cleared to 0. The timer and its prescaler should be configured for desired operation before the timer is enabled.

#### CLKSEL – Clock Select

Selects the timer clock source as follows:

CLKSEL	Clock Source
0	Internal Clock
1	External Clock
2	Prescaler Output Clock (Timers 0 and 1 only)
3	Reserved

The external and prescaler clocks are synchronized with the internal clock before being applied to the timer.

Caution: The external clock rising and falling edges must not coincide with the internal clock's rising edge; The external clockfrequency must be no higher than 1/3 of the internal clock's frequency.

#### **OUTCTL** – Out Signal Control

Selects the state of the Out timer output signal when the timer mode is written to the TCR, as follows:

OUTCTL	Out State
0	Remains in the current state
1	Asserted high when the TCR is written.
2	Asserted low when the TCR is written.
3	Reserved.

These states are inverted if Inv is set to 1 in the TCR.

*Inv – Invert* Inverts the timer Out signal when set to 1.

*Mode – Mode Select* Selects the timer mode of operation as follow:

Mode	Timer Operating Mode					
0	Periodic Interrupt Mode					
1	Time-out Interrupt Mode					
2	Square Wave Generator Mode					
3	Software Trigger Watchdog Mode					
4	External Trigger Watchdog Mode					
57	Reserved					

#### **Event** – Event Select

Selects the timer event gate or trigger as follow:

Event	Gate or Trigger
0	Low Level Gate
1	High Level Gate
2	Rising Edge Trigger
3	Falling Edge Trigger
4	Rising and Falling Edge Triggers

The gate or trigger is the In signal.

Reset initializes the Timer Control register to 0.

#### **Reload Register**

The Reload register holds the initial value of the timer counter. The value is reloaded into the timer counter when time-out occurs during Mode 0, Mode 1, and Mode 2 timer operation.

15	0	
	Reload Register	

Reset initializes the Reload register to 0.

#### **Count Register**

The Count register is a read–only register that holds the current timer counter value.



Reset initializes the Count register to 0.



#### PRESCALER OPERATION

Figure 5 shows a prescaler block diagram consisting of an 8-bit counter, cascaded divide-by-two flip-flops, and selector logic.

The 8-bit counter is loaded with the value in the PCNTR field when it is written to the Prescaler register. The counter decrements at its clocked frequency and generates an output to the cascaded flip-flops. The flip-flops successively divide by two to provide eight frequencies for selection by the selector logic. The selector logic selects the output of the counter or one of the divided outputs as the prescaler clock output according to the value in the Prescaler register Select field. The clock output, PRSCKx, may be used to clock the timer, and is available for external use at the PRSCKx package pin.

#### **Output Clock Duty Cycles**

The clocks generated by the cascaded flip-flops have 50% duty cycles when selected with 1–7 in the Prescaler register Select field.

The clock generated directly by the prescaler counter, selected with 0 in the Prescaler Select field, is not a 50% duty cycle clock. The clock is asserted high until the counterreaches 1, and is then asserted low for one internal

clock cycle. The clock is then asserted to the high level while the counterreloads and counts down to 1 again. The clock is therefore low for one internal clock cycle during the countdown period.

The timer operation is independent of the prescaler clock duty cycle.

#### **Counter Loading**

When the prescaler is operating in the external clock mode, a new counter value written into the Prescaler register PCNTR field is not loaded into the Prescaler counter until the next rising edge of the PRSCKx prescaler clock output. The prescaler should therefore be changed to internal clock mode before writing the PCNTR field to minimize latency in loading the counter.

#### TIMER OPERATION

Figure 6 shows a block diagram of a timer. Each timer is identical, but only Timer 0 and Timer 1 have prescaler clock sources.

Timer 0 and Timer 1 can be clocked with the internal clock, an external clock, or a prescaler clock. Timer 2 and Timer 3 can be clocked with the internal clock or with an external clock. Timer clock selection is controlled by the CLKSEL field in the TCR.




Figure 5. Prescaler Block Diagram

#### **Timer Operating Modes**

Each timer supports five operating modes: periodic interrupt mode (Mode 0), time-out interrupt mode (Mode 1), square wave generator mode (Mode 2), software trigger watchdog mode (Mode 3), and external trigger watchdog mode (Mode 4). The timer operating mode is controlled by the Mode field in the TCR.

#### Periodic Interrupt Mode (Mode 0)

Once the timer is enabled (CE=1) and the mode is selected, the Out signal level is driven high or low, depending on OUTCTL, when the Reload register value loads into the timer counter. The counter then decrements. When time-out occurs (counter = 0), the timer Out signal transitions to the high level if INV = 0 in the TCR. The Out signal remains at the high level until the Counter register is read or the Reload register is written. The Reload register value loads into the counter at time-out, and the counter continues decrementing.



The Out levels are inverted if Inv = 1 in the TCR.

Time-out Interrupt Mode (Mode 1)

This mode differs from Mode 0 in the timer operation at time-out.

Once the timer is enabled (CE=1) and the mode is selected, the Out signal level is driven high or low, depending on OUTCTL, when the Reload register value loads into the timer counter. The counter then decrements. When time-out occurs (counter = 0), the timer Out signal transitions to the high level if INV = 0 in the TCR, and the counter halts. The Out signal remains in the high level and the counter remains halted until the Countregister is read or the Reload register is written. The Reload register value then loads into the timer counter, the counter decrements, and Out is driven low.




Figure 6. Timer Block Diagram



The Out levels are inverted if Inv = 1 in the TCR.

Square Wave Generator Mode (Mode 2)

This mode differs from Mode 0 in the transition of the Out signal.

Once the timer is enabled (CE=1) and the mode is selected, the Out signal level is driven high or low, depending on OUTCTL, when the Reload register value loads into the timer counter. The counter then decrements. When the counter decrements to half of its reload value, the Out signal transitions to the low level. If OUTCTL = 2, the OUT signal remains low throughout the entire first countdown. When time-out occurs (counter = 0), the timer Out signal transitions back to the high level. The counter reloads at time-out, and continues decrementing. The Out signal is therefore a square wave.

Table 3 shows the square wave high and low times for various Reload register values represented by "N". For N  $\geq 2$ , the period of the square wave is N+1, the low level width is (N+1)/2+1, and the high level is N/2. N=0 and N = 1 are special cases, as shown in the table.

The Out levels are inverted if Inv = 1 in the TCR.

Software Trigger Watchdog Mode (Mode 3)

Once the timer is enabled (CE=1) and the mode is selected, the Out signal level is driven high or low, depending on OUTCTL, when the Reload register value loads into the timer counter. The counter then decrements. The counter halts and the Out signal transitions to the high level at time-out. However, writing to the Reload register before time-out updates the counter with the reload value, delaying time-out and the Out signal transition.

#### The Out levels are inverted if Inv = 1 in the TCR.

#### Hardware Trigger Watchdog Mode (Mode 4)

When an event occurs at the In pin, the Reload register value loads into the timer counter, the Out signal is driven low (if OUTCTL = 2, the OUT signal is already low), and the counter decrements. The Out signal transitions to the high level at time-out. However, the occurrence of another event at the In pin before time-out updates the counter with the reload value, delaying time-out and the Out signal transition.

The In signal event is determined by the Event field in the TCR and can be a rising edge, falling edge, or both rising and falling edges.

The Out levels are inverted if Inv = 1 in the TCR.

Table 4 summarizes the timer operating modes.

Tables 5–8 show prescaler counter values and output selections for generating SDTR transmitter and receiver clocks. Tables 5 and 6 show values for clocks derived from a 40 MHz external MB86940 clock; Tables 7 and 8 show values for clocks derived from a 39.322 MHz external clock.

The table values are for x16 the Baud rate clock (Mode field = 10 in the Mode register). The frequencies in the second columns (Prescaler Clock) are the closest to the ideal frequencies that the prescaler can generate for the various Baud rates.

The prescalers are clocked at half of the MB86940 external clock frequency, so the Divide Factor columns contain the factors by which half of the MB86940 external clock frequency must be divided to result in the prescaler frequencies listed in the second column.

The third columns list the prescaler counter values necessary to generate the frequencies listed in the second columns. The last entries in the Prescaler Select columns indicate which prescaler outputs should be used for the various Baud rates.

Figures 7-11 show timing for the timer modes.

Table 3. Out Signal way	/e Timina
-------------------------	-----------

N	Period (N+1)	Low Level (N+1) mod2+1	High Level Nmod2
0		_	
1	2	1	
2	3	2	1
3	4	3	1
4	5	3	2
5	6	4	2
6	7	4	3



	Go/H	alt	Initial	Out Signa	l Control	Functional	
	Go	Halt	Value	reset	Set	of "IN" Signal	
<b>Mode0</b> Periodic Interrupt	Reload Reg Write After Mode Set with CE=1	Mode Set	Reload Reg Write, Time–set	Reload Reg Write, Count Reg Read	Time-out	Gate ("H" Level) ("H" Level)	
<b>Mode1</b> Time-out Interrupt	Reload Reg Write After Mode Set with CE=1	Time–out, Mode Set	Reload Reg Write	Reload Reg Write, Count Reg Read	Time–out	Gate ("H" Level) ("H" Level)	
<b>Mode2</b> Square Wave Generator	Reload Reg Write After Mode Set with CE=1	Mode Set	Reload Reg Write, Time-set	Equality Detection	Time-out	Gate ("H" Level) ("H" Level)	
<b>Mode3</b> Software Trigger Watchdog	Reload Reg Write After Mode Set with CE=1	Time-out, Mode Set	Reload Reg Write	Reload Reg Write	Time-out	Gate ("H" Level) ("H" Level)	
<b>Mode4</b> Hardware Trigger Watchdog	Input Event	Time–out, Mode Set	Input Event	Input Event	Time-out	Rise–Edge/ Fall–Edge/ Both	

#### Table 4. Timer Operating Mode Summary

Table 5. Prescaler Output Clock Derived From 40 MHz

Baud		Divide	Prescaler-	Prescaler Output Select							Duty
Rate		Counter	1	2	3	4	5	6	Deviation	Cycle	
19200	307200	66	33	2						1.36%	
9600	153600	130	64	2		1				0.16%	
4800	76800	260	128	2						0.16%	1
2400	38400	520	128	2	2					0.16%	
1200	19200	1040	128	2	2	2				0.16%	50%
600	9600	2080	128	2	2	2	2			0.16%	
300	4800	4160	128	2	2	2	2	2		0.16%	
150	2400	8320	128	2	2	2	2	2	2	0.16%	
110	1760	11392	175	2	2	2	2	2	2	0.25%	



Baud Rate	Prescaler	Divide	Reload		Duty Cycle		
	Clock (Hz)	Factor	Register	Deviation	High Level	Low Level	
19200	307200	65	64	0.16%	33	32	
9600	153600	130	129	0.16%	66	64	
4800	76800	260	259	0.16%	131	129	
2400	38400	521	520	0.03%	261	260	
1200	19200	1042	1041	0.03%	522	520	
600	9600	2083	2082	0.02%	1042	1041	
300	4800	4167	4166	0.01%	2084	2083	
150	2400	8333	8332	0.00%	4167	4166	
110	1760	11364	11363	0.00%	5683	5681	

#### Table 6. Timer Output Clock Derived From 40 MHz

Table 7. Prescaler Output Clock Derived From 39.322 MHz

Baud	Prescaler-	caler- Divide	Prescaler-		Pres	caler O	utput Se	elect		Deviation	Duty
Rate	Clock (Hz)	Factor	Counter	1	2	3	4	5	6	Deviation	Cycle
19200	307200	64	33	2						_	
9600	153600	128	64	2							
4800	76800	256	128	2						_	
2400	38400	512	128	2	2						
1200	19200	1024	128	2	2	2					50%
600	9600	2048	128	2	2	2	2				
300	4800	4096	128	2	2	2	2	2			
150	2400	8192	128	2	2	2	2	2	2		
110	1760	11171	175	2	2	2	2	2	2	2x10 <sup>±4</sup> %	

#### Table 8. Timer Output Clock Derived From 39.322 MHz

Baud	Prescaler	Divide	Reload			Cycle
Rate	Clock (Hz) Factor Register Deviation	Deviation	High Level	Low Level		
19200	307200	64	63		33	31
9600	153600	128	127	_	65	63
4800	76800	256	255		129	127
2400	38400	512	511		257	255
1200	19200	1024	1023		513	511
600	9600	2048	2048	_	1025	1023
300	4800	4096	4096		2049	2047
150	2400	8192	8192		4097	4095
110	1760	11171	11171	0.00002%	5586	5585






Figure 7. Periodic Interrupt Timing (Mode 0)






Figure 8. Time-out Interrupt Timing (Mode 1)




Figure 9. Square Wave Generator Timing (Mode 2)






Figure 10. Software Trigger Watchdog Timing (Mode 3)




Figure 11. Hardware Trigger Watchdog Timing (Mode 4)



#### SERIAL DATA TRANSMITTER AND RECEIVERS

The MB86940 features two independent serial communication units designated SDTR0 and SDTR1. The SDTRs support synchronous and asynchronous data transfer modes, and are program-compatible with existing industry-standard serial communication devices.

Each SDTR supports the following synchronous mode features:

- 5 to 8 bit data character lengths
- Parity option
- One (MONOSYNC) or two (BYSYNC) synchronizing characters

Each SDTR supports the following asynchronous mode features:

- 5 to 8 bit data character lengths
- Parity and stop bit options
- Parity, overrun, and framing error detection
- Divide by 16 or 64 clock options.
- 1, 1.5, or 2 bit length option for stop bit
- Break detection.

The SDTR transmitters and receivers are double buffered and operate independently to allow full-duplex operation. The transmit/receive clock can be externally generated, or internally generated by an MB86940 timer. Each SDTR features handshaking signals for modem control.

Figure 12 shows a block diagram of an SDTR.




Figure 12. SDTR Block Diagram

#### SDTR REGISTERS

Each STDR has eight 8-bit registers that can be accessed by the processor. Four registers, the Transmit Data register, the Receive Data register, the Status register, and the Control Data Buffer register, are directly accessed by the processor. The remaining four registers, the Mode register, the Command register, and the two Synchronizing Character registers, are hidden registers that are indirectly accessed by the processor through the Control Data Buffer register.

SDTR registers require 14, 20, or 40 system clock cycles to update once written, as shown in *Figure 51*.

#### Hidden Register Access.

The Mode, Command, and Synchronous Character registers are accessed sequentially by writing to the Control Data Buffer register (see flowcharts, *Figures 13* and 23).

After a hardware or software reset, the first byte written to the Control Data Buffer register is loaded into the Mode register. The data written into the Mode register determines whether SDTR operates in synchronous or asynchronous mode, and selects the number of SYNCH characters if the mode is synchronous. (See *Command Register* for a software reset description)

#### Asynchronous Mode Register Access

In the asynchronous mode, all bytes written to the Control Data Buffer register after the Mode register is written are loaded into the Command register. The Synchronizing Character registers are not accessed in the asynchronous mode.

#### Synchronous Mode Register Access

In the synchronous mode, the second byte written to the Control Data Buffer register after reset is loaded into the first Synchronous Character register.

If one SYNCH character was specified in the Mode register, the third byte written to the Control Data Buffer register is loaded into the Command register, and further writes to the Control Data Buffer register are loaded into the Command register until a reset occurs.

If two SYNCH characters were specified in the Mode register, the third and fourth bytes written to the Control Data Buffer register are loaded into the two Synchronizing Character registers, and further writes to the Control Data Buffer register are loaded into the Command register until a reset occurs.

#### SDTR Register Map

Table 9 shows the STDR register map. Note that the Transmit Data register and the Receive Data register in each SDTR share the same RS<4:0> address, and that the

Control Data Buffer register and the Status register share the same address. Selection of one register at each address is determined by the R/–W (Read/–Write) signal from the processor. The Transmit Data register and the Control Data Buffer registers are write–only registers that are selected when R/–W is low; the Receive Data register and the Status register are read–only registers that are selected when R/–W is high.

#### **Control Data Buffer Register**

This is a write–only register through which the processor writes to the Mode register, the Command register, and the Synchronous Character register.

7		0
	Control Data Buffer Register	

#### Mode Register

The Mode register has two formats according to the mode selected in the Mode field.

In the asynchronous mode, the register controls stop bit length, parity, data character length, and data transfer clock frequency as follow:

7	65	4	3 2	1	0
STB	EOP	PEN	DTB	Mode	

(Mode register, asynchronous mode)

**STB** – Stop Bit Length Selects the length of the stop bits as follows:

Bit 7	Bit 6	Number of Stop Bits
0	0	None
0	1	1
1	0	1.5
1	1	5



**EOP** – Even Odd Parity Selects parity as follows:

0: Odd parity.

1: Even parity.

**PEN** – Parity Enable Enables parity when set to 1.

**DTB** – Data Bit Length Selects the number of character bits as follows:

Bit 3	Bit 2	Number of Bits
0	0	5
0	1	6
1	0	7
1	1	8

*Mode – Mode/Clock Select* Selects the operating mode and the asynchronous mode Baud rate as follows:

Bit 3	Bit 2	Mode/Clock Selection
0	0	Synchronous Mode
0	1	TCLK/RCLK Freq.
1	0	1/16-TCLK/RCLK Freq.
1	1	1/64–TCLK/RCLK Freq.

-TCLK and -RCLK may have different frequencies, resulting in different transmitter and receiver Baud rates. The division factor selected in the Mode register applies to both the transmitter clock and the receiver clock.

#### Table 9. SDTR Register Map

	RS	4–0	15	8	7 6 5 4 3 2 1
		Write	Reserved		Transmit Data Register
	08	Read	0x00 Reserved		Receive Data Register
		Write	Reserved	Reserved Control Data Buffer	
	09	Read	0x00 Reserved		Status Register
SDTR 0		Write		Reser	ved
	OA F				
	0.0	Write	Reserved		ved
OB	Read				
		Write	Reserved		Transmit Data Register
	0C	Read	0x00		Receive Data Register
		Write	Reserved		Control Data Buffer Register
SDTR 1	٥D	Read	0x00		Status Buffer
SUINT	05	Write	Reserved		ved
OE	UE	Read			
	0F	Write		Reser	ved
0F		Read			



Each clock option selects the asynchronous mode.

In the synchronous mode, the Mode register controls the number of synchronizing characters, internal or external synchronous mode operation, parity, and character length as follows:

7	6	5	4
SYNC	IESM	EOP	PEN
3	2	1	0
DTB		Mo	ode
L			

(Mode register, asynchronous mode)

#### SYNC – Synchronizing Characters

Selects the number of synchronizing characters as follows:

- 0: Two synchronizing characters.
- 1: One synchronizing character.

*IESM – Internal/External Synchronization Mode* Selects the synchronization mode as follows:

- 0: Internal synchronization mode.
- 1: External synchronization mode.

**EOP** – Even Odd Parity Selects parity as follows:

0: Odd parity.

1: Even parity.

**PEN** – Parity Enable Enables parity when set to 1.

DTB – Data Bit Length Selects the number of character bits as follows:

Bit 3	Bit 2	Number of Bits
0	0	5
0	1	6
1	0	7
1	1	8

Mode – Mode/Clock Select This field must be 0 to select synchronous mode.

Reset forces the Mode register to 0x42. This represents asynchronous mode with 1/16 transmit/receive clock, 5-bit characters, disabled odd parity, and one stop bit.

#### **Command Register**

The Command register enables the transmitter and receiver, resets the SDTR and the EFR flag in the status register, controls modem handshaking signals, and enables hunt mode as follows:

7	6	5	4
SYNC	IESM	EOP	PEN
3	2	1	0
Break	RxEN	DTR	TxEN
<b>A I A A A A A A</b>			

(Mode register, asynchronous mode)

#### EHM – Enable Hunt Mode

Enables hunt mode in the asynchronous mode as follows:

- 0: No effect.
- 1: Enable hunt mode.

The hunt mode enables the receiver to synchronize with the characterstream by comparing the received characters with the synchronizing characters in the Synchronizing Character registers. (See the SYBRK signal description).

#### *IRST – Internal Reset* Resets the SDTR as follows:

0: No effect.

1: SDTR reset.

During operation, the processor must reset the SDTR by setting IRST to 1 to access the Mode register.

#### RTS – Request to Send

The processor asserts the RTS modem handshaking output signal as follows:

- 0: High level.
- 1: Low level

RTS is typically set to 1 to request the modem to establish a carrier.

#### EFR – Error Flag Reset

Resets all error flags in the Status register as follows:

- 0: No effect
- 1: Resets error flags.

**Break** – Break Signal Asserts break on the TRNDT output signal as follows:

0: No effect. 1: The TRNDT signal is forced low.

**RxEN** – Receiver Enable Enables the receiver as follows:

0: Receiver disabled.

1: Receiver enabled.

DTR - Data Terminal Ready

The processor asserts the DTR modem handshaking output signal as follows:

- 0: High level.
- 1: Low level

The DTR signal can be used to prepare the modem for transmission.

**TxEN** – Transmitter Enable Enables the transmitter as follows:

0: Transmitter disabled.

1: Transmitter enabled.

Reset does not affect the Command register.

#### Synchronizing Character Registers

The Synchronizing Character registers hold the synchronizing characters that are used in the asynchronous mode. One synchronizing character is written to the first Synchronizing Character register in both the MONO-SYNC and the BISYNC modes; a second synchronizing character is written to the second Synchronizing Character register in the BISYNC mode.

7		0
	Synchronizing Character Register	
7		0
	Synchronizing Character Register	

#### **Status Register**

The Status register is a read—only register that contains the Data Set Ready flag, transmitter status and error flags, and receiver status and error flags as follows:

7	6	5	4
DSR	SYBRK	FERR	OERR
3	2	1	0
PERR	TxEMP	RxRDY	TxRDY

(Mode register, asynchronous mode)

# **DSR** – Data Set Ready

Indicates the state of the DSR modem input signal as follows:

- 0: High level.
- 1: Low level.

The DSR signal is asserted by the modem to indicate that it is ready for data transfer.

SYBRK - System Break

Indicates Synchronizing Character detection in the synchronous mode and break code detection in the asynchronous mode as follows:

- 0: No detection.
- 1: Detection.

FERR - Framing Error

Indicates detection of a framing error as follows:

- 0: No framing error.
- 1: Framing error.

This flag is set to 1 in the asynchronous mode if the number of stop bits following a character is not correct.

#### OERR -- Overrun Error

Indicates detection of an overrun error as follows:

- 0: No overrun error.
- 1: Overrun error.

This flag is set to 1 to indicate that data was transmitted to the receiver while the receiver buffer was full.

#### PERR - Parity Error

Indicates the detection of a parity error as follows:

- 0: No parity error.
- 1: Parity error.



# FUĴĨTSU

#### TxEMP - Transmitter Empty

Indicates whether the transmitter data buffer is empty as follows:

- 0: Transmitter buffer not empty.
- 1: Transmitter buffer empty.

#### **RxRDY** – Receiver Ready

Indicates whether the receiver is ready for more data as follows:

- 0: Receiver not ready.
- 1: Receiver ready.

#### TxRDY – Transmitter Ready

Indicates that the transmitter is ready for more data as follows:

- 0: Transmitter not ready.
- 1: Transmitter ready.

Reset sets the FERR, OERR, and PERR flags to 1. All other flags are undefined.

#### Transmit Data Register

The processor writes data to this write-only register for transfer to the transmit data buffer.

7		 0
	Control Data Buffer Register	

Reset forces the Transmit Data register to FF.

#### **Receive Data Register**

The processor reads data from the receiver data buffer through this read-only register.

7		0	,
[	Control Data Buffer Register		

Reset leaves the Receive Data register undefined.

#### **ASYNCHRONOUS MODE OPERATION**

In the Asynchronous mode, each transmitted character is preceded by a low-level start bit. The start bit is immediately followed by 5 to 8 character bits, an optional parity bit, and one or two high-level stop bits. The number of character bits, the number of stop bits, and type of parity is selected in the Mode register.

The receiver uses the high-to-low transition of the start bit to synchronize with the data stream. The interval between each character is a high level due to either the stop bit of the preceding character, or "marking" if the line is idle. When the receiver detects a start bit, it samples the received bit stream at bit-wide intervals based on the Baud rate to identify the character bits, the parity bit, and the stop bit(s). The parity bit that follows the character must be correct or a parity error occurs, and the stop bit(s) must be correct or a framing error occurs.

#### **Operation Description**

Figure 13 shows a flowchart for asynchronous mode operation. The flowchart begins with power-on reset, which must be held for a least six system clock cycles to ensure proper reset. Reset forces the SDTR I/O signals to the following states:

Signal	Initial Level
–DTR	High
-RTS	High
TxRDY	Low
RxRDY	Low
TRNDT	High
TxEMP	High
SYBRK	Low

The Mode and Command registers are then written to program the SDTR. The SDTR can then be software-reset through the Command register to access the Mode register, or can be used to receive and transmit data. The Command register can be accessed at any time during transmit/receive operations.

Note that the transmitter must be enabled in the Command register and the -CTS input signal must be low to transmit data, and that the receiver must be enabled in the Command register to receive data.

Writes to the Mode and Command registers may not have effect for as many as 10 –TCLK/–RCLK cycles.

#### Asynchronous Mode Timing

Figures 14-22 show timing for various SDTR asynchronous transmitter and receiver operations. The operations are typical and should be understood before using the SDTR.








Figure 13. Asynchronous Mode Operation Flowchart




FUĴITSU

Figure 14. Asynchronous Mode Transmitter Initialization



SU

Figure 15. Asynchronous Mode Data Transmission Timing



**SU** 

FU









Figure 17. Asynchronous Mode Transmit Disable Timing



FUĴĨTSU

Figure 18. Asynchronous Mode Receiver Initialization








Figure 19. Asynchronous Mode Data Reception Timing



FUJITSU

Figure 20. Start Bit Detection Timing












Figure 22. Asynchronous Mode Receiver Disable Timing



#### SYNCHRONOUS MODE OPERATION

In the synchronous mode, the receiver maintains bit synchronization with the received data by phase-locking its clock with the received data or by using an external clock that is already synchronized with the data. This allows the receiver to receive an indefinite number of successive characters without start bits or stop bits.

The receiver must determine, however, when a character string, sometimes called a frame, begins. It does so with either SYNCH (synchronization) characters if operating in the internal synchronization mode (IESM = 0 in the Mode register), or with an external synchronization signal at the SYBRK pin (IESM = 1 in the Mode register).

If the data transfer is interrupted, the transmitter re-establishes frame synchronization by re-transmitting the SYNCH characters.

#### **Operation Description**

Figure 23 shows a flowchart for synchronous mode operation.

The Mode register is written immediately after reset. A synchronizing character is then written into the Synchronizing register, and a second synchronizing character is written into the Synchronizing register if in the BISYNC mode. The Command register is then written.




Figure 23. Synchronous Mode Operation Flowchart



The STDR can then be software-reset through the Command register to access the Mode register, or can be used to receive and transmit data. The Command register can be accessed at any time during transmit/receive operations.

Writes to the Mode and Command registers may not have

effect for as many as 20 -TCLK/-RCLK cycles.

#### Synchronous Mode Timing

Figures 24 - 31 show timing for various SDTR synchronous transmitter and receiver operations. The operations are typical and should be understood before using the SDTR.




Figure 24. Synchronous Mode Transmitter Initialization







Figure 25. Synchronous Data Transmission Timing












Figure 27. Synchronous Mode Receiver Initialization Timing






Figure 28. Synchronous Mode Data Reception Timing






Figure 29. External Synchronization Mode Timing






Figure 30. Hunt Mode Timing






Figure 31. Synchronous Mode Receiver Disable Timing

52



#### STATUS FLAG OPERATION AND TIMING

The TxRDY flag sets to 1 to indicate that the transmitter buffer can accept more data from the processor for transmission. The TxRDY flag sets even if the transmitter is disabled.

The TxRDY output signal transitions to the high state to indicate that the transmitter can accept more data *and* that the transmitter is enabled.

The TxEMP flag sets to 1 to indicate that the transmitter is empty.

Figure 32 shows TxRDY flag and output signal timing.

Figure 33 shows parity error timing for odd parity. The data in Figure 33(a) has proper odd parity; the data in Figure 33(b) has incorrect even parity and generates a parity error (PERR = 1).

Figure 34 shows receiver overrun. Character #5 is transmitted to the receiver while the receiver buffer is full, causing the error (OERR = 1).

Figure 35 shows a framing error. The stop bit is low rather than high, causing the error (FERR = 1)





Figure 32. TxRDY Timing



#### Figure 33. Parity Error Timing




Figure 34. Overrun Error Timing






Figure 35. Framing Error Timing



#### PROCESSOR INTERFACE

The MB86940 Companion Chip is designed to interface to 930 Series processors with minimum interface logic, as shown in *Figure 36*.

The system clock and processor address strobe and read/write signals may be tied directly to the MB86940, or may be buffered. The four low-order processor address signals are tied to the RS<4:0> bus for register addressing. The processor -CS signal is tied to the Companion Chip for direct chip selection without address decoding.

The MB86940 Wait Select (WSEL) pin is tied low in 30 MHz and 40MHz systems to select 3-cycle access (two wait states). Wait Select may be tied high in 20MHz systems to select 2-cycle (one wait state) access.

If the 930 Series is programmed for external wait state generation, it uses the MB86940 READY signal to terminate data transfer operations to and from the Companion Chip. If the 930 Series is programmed for one or two wait states corresponding to state of WSEL, it may use its internal Ready signal to terminate the operations instead of the MB86940 READY signal.




Figure 36. System Interface



## ELECTRICAL CHARACTERISTICS

Symbol	Description		Rating			Unit
V <sub>DD</sub>	Supply Voltage		0.5 ~ 6.0 <sup>1</sup>			V
V <sub>I</sub>	Input Voltage		-0.5 ~ V <sub>DD</sub> + 0.5 <sup>1</sup>			V
Vo	Output voltage		-0.3 ~ V <sub>DD</sub> + 0.5 <sup>1</sup>			V
T <sub>OP</sub>	Operating Temperature		-40 ~ +85			°C
T <sub>STG</sub>	Storage Temperature		-40 ~ +125			°C
lo	Output Current <sup>2</sup>	V <sub>DD</sub> = Max	Outputs other than	V <sub>O</sub> =V <sub>DD</sub>	+40	
			-Ready1,2 and D<15:0>,	V <sub>O</sub> =0	-40	
			D<0:15>	V <sub>O</sub> =V <sub>DD</sub>	+80	
			Ready1, -Ready2	V <sub>O</sub> =0	-40	mA
				V <sub>O</sub> =V <sub>DD</sub>	+120	
				V <sub>O</sub> =0	60	

#### Table 10. Absolute Maximum Ratings

1.  $V_{SS} = 0V$ 

2. 1s per pin

#### **Table 11. Recommended Operating Conditions**

Symbol	Description	Rating	Unit
V <sub>DD</sub>	Supply Voltage	4.75 ~ +5.25	v
T <sub>A</sub>	Ambient Temperature	0 ~ +70	°C



#### DC Characteristics (V<sub>DD</sub> = 5V $\pm$ 5%)

#### Table 12. Input characteristics: IRQ<15:1> and Reset

Symbol	Description	Condition	Min	Max	Unit
VIH	High level input voltage		2.4	V <sub>DD</sub>	V
V <sub>IL</sub>	Low level input voltage		V <sub>SS</sub>	0.6	V

#### Table 13. Input characteristics: Inputs other than IRQ<15:1> and Reset

Symbol	Description	Condition	Min	Max	Unit
V <sub>IH</sub>	High level input voltage		2.2	V <sub>DD</sub>	V
VIL	Low level input voltage		V <sub>SS</sub>	0.8	V

#### Table 14. Output characteristics: -Ready1 and -Ready2

ſ	Symbol	Description	Condition	Min	Max	Unit	
	V <sub>OL</sub>	Low level input voltage	l <sub>OL</sub> = 12mA	V <sub>SS</sub>	0.4	V	

#### Table 15. Output characteristics: D<0:15>

Symbol	Description	n Condition		Max	Unit
V <sub>OH</sub>	High level input voltage	I <sub>OH</sub> = -8mA	4.0	V <sub>DD</sub>	V
V <sub>OL</sub>	Low level input voltage	l <sub>OL</sub> = 8mA	V <sub>SS</sub>	0.4	V

#### Table 16. Output characteristics: Outputs other than -Ready 1, -Ready 2, and D<0:15>)

Symbol	Description	Condition		Max	Unit
V <sub>OH</sub>	High level input voltage	I <sub>OH</sub> = -3.2mA	4.0	V <sub>DD</sub>	V
V <sub>OL</sub>	Low level input voltage	I <sub>OL</sub> = 3.2mA	V <sub>SS</sub>	0.4	V

#### Table 17. Supply current

S	iymbol	Description	Condition	Min	Max	Unit
	lcc	Supply Current		-	170	mA

#### Table 18. Pin capacitance

Symbol	Description	Condition	Min	Max	Unit
C <sub>IN</sub>	Reset signal	$T_A = 25^{\circ}C$	-	16	pF
C <sub>OUT</sub>	Hardware reset	$V_{DD} = V_1 = 0V$ f = 1MHz	-	16	рF



#### AC Characteristics (T<sub>A</sub>=0° to +70°C, V<sub>CC</sub>=+5V $\pm$ 5%)




Figure 37. AC Measurement Points





Figure 38. Test Load

Capacitance			SW1	SW2
Normal output	60pF	L→H, H→L	Off	Off
Three-state output (-Ready1, -Ready2)	65pF	L→Z, Z→L	On	Off
Bi–directional pins	85pF	Z→H, H→Z	Off	On






#### Figure 39. Reset Timing Diagram

#### **Table 20. Reset Timing Parameters**

Symbol	Description	Conditions	Min	Max	Unit
t <sub>RSTW</sub>	Reset pulse duration		20	-	t <sub>clk</sub>



#### Figure 40. clock Timing Diagram

#### Table 21. Clock Timing Parameters

Symbol	Description	Conditions	Min	Max	Unit
t <sub>CLK</sub>	Clock Cycle		25	-	ns
t <sub>CLKH</sub>	Clock High Duration		9	-	ns
t <sub>CLKL</sub>	Clock Low Duration		9	-	ns
t <sub>CLKR</sub>	Clock Rise Time		-	4	ns
t <sub>CLKF</sub>	Clock Fall Time		-	4	ns






Figure 41. Processor Signal Timing Diagram – WSEL High






Figure 42. Processor Signal Timing Diagram – WSEL Low



		WSE	EL='H'	WSE	L='L'	
Symbol	Description	Min	Max	Min	Max	Unit
t <sub>ASS</sub>	–AS setup	11	_	7	-	ns
t <sub>ASH</sub>	–AS hold	0	-	0	-	ns
t <sub>CSS</sub>	–CS setup	8	_	5	-	ns
t <sub>CSH</sub>	CS hold	0	-	0	_	лs
t <sub>RWS</sub>	RD/–WR setup	13	-	9	-	ns
t <sub>RWH</sub>	RD/–WR hold	0	-	0	-	ns
t <sub>RSS</sub>	RS<4:0> setup	8	-	5	-	ns
t <sub>RSH</sub>	RS<4:0> hold	0		0	-	ns
tRDYF	READ output delay	0	18	0	18	ns
t <sub>rdyh</sub>	-READY hold	5	20	5	20	ns
t <sub>ODD</sub>	D<0:15> output delay (Read)	0	21	0	23	ns
t <sub>ODH</sub>	D<0:15> output hold (Read)	5	25	5	25	ns
t <sub>IDS</sub>	D<0:15> input setup (Write)	11	-	7	-	ns
t <sub>IDH</sub>	D<0:15> input hold (Write)	0	-	0	_	ns

#### Table 22. Processor Signal Timing Parameters




Figure 43. Interrupt Request Timing Diagram

#### Table 23. Interrupt Request Timing Parameters

Symbol	Description	Min	Max	Unit
tiHW	IRQ input High level duration <sup>(1)</sup>	6t <sub>CLK+10</sub>	-	ns
t <sub>iLW</sub>	IRQ input Low level duration <sup>(2)</sup>	6t <sub>CLK+10</sub>	_	ns

Notes: 1. Interrupt requests are recognized for high level and rising edge trigger modes if asserted for at least the minimum specified time. Interrupt requests that are asserted for less than the minimum specified time may not be recognized.

2. Interrupt requests are recognized for low level and falling edge trigger modes if asserted for at least the minimum specified time. Interrupt requests that are asserted for less than the minimum specified time may not be recognized.






Figure 44. IRL Clear/Mask Timing Diagram

Symbol	Item	Conditions	Min	Max	Unit
tIRLCD	IRL clear delay		_	80	ns
t <sub>IRLMD</sub>	IRL mask delay		—	80	ns

Table 24. IRL Clear/Mask	Timing Parameters
--------------------------	-------------------






Figure 45. Prescaler Input Clock Timing Diagram

Table 25	Prescaler	Innut	Clock	Timina	Parameters <sup>1</sup>
Table 25.	FICSCAICI	mput	OIOCK	THIMING	ralameters

Symbol	ltem	Min.	Max.	Unit
t <sub>ACK</sub>	Prescaler input clock cycle	50	-	ns
t <sub>ACHW</sub>	Prescaler input clock H duration	22	-	ns
t <sub>ACLW</sub>	Prescaler input clock L duration	22	_	ns
t <sub>ACR</sub>	Prescaler input clock rise time	-	5	ns
t <sub>ACF</sub>	Prescaler input clock fall time		5	ns

1. Applicable when the prescaler is in the external clock mode.




Figure 46. Prescaler Output Clock Timing Diagram

#### Table 26. Prescaler Output Clock Timing Parameters

Symbol	Item	Conditions	Тур.	Unit
tpsclw	Prescaler output clock low duration	Notes 1, 3, 4	1	ns
t <sub>PSCHW</sub>	Prescaler output clock high duration	Notes 1, 3, 4	N-1	ns
t <sub>PSCLW</sub>	Prescaler output clock low duration	Notes 2, 3, 4	N 2 <sup>M-1</sup>	ns
t <sub>PSCHW</sub>	Prescaler output clock high duration	Notes 2, 3, 4	N 2 <sup>M-1</sup>	ns

Notes: 1. Applicable when select field of prescaler register = 0.

2. Applicable when Select field of prescaler register is non0zero. M = value of select field, N = Value of prescale value field.

3. If prescale value field is set to 1, PRSCKx output will be fixed to 0.

4. tPCK is prescaler input clock period. Internal Clock Mode: tPCK = 2 tCLK, External Clock Mode: tPCK = tACK






Figure 47. Timer External Clock Timing Diagram

Table 27. Time	er External Cloc	k Timing Parameters
----------------	------------------	---------------------

Symbol	Item	Min	Max	Unit
<sup>t</sup> тскн	Timer external clock high duration	3	—	t <sub>CLK</sub>
<sup>t</sup> тскl	Timer external clock Low duration	3	-	t <sub>CLK</sub>
t <sub>GS</sub>	Gate signal (IN pin) setup time	10	-	t <sub>CLK</sub>
t <sub>GH</sub>	Gate Signal (IN pin) hold time	0	-	ns






Figure 48. Timer Output Timing Diagram

Table 28. T	Timer Output	Timing	Parameters
-------------	--------------	--------	------------

Symbol	ltem	Conditions	Min	Max	Unit
t <sub>OUTD</sub>	Output signal delay	See notes below.	_	3t <sub>CLK+30</sub>	ns

Notes: Applicable in Following Cases:

1. Mode Set (write to TCR)

2. Mode 0: Reload Write on Count Read after Mode 0 setup.

3. Mode 1: Reload Register Write on Count Read after Mode 1 setup.

4. Mode 3: Reload Register Write after Mode 3 setup.

🔳 3749756 DD1D867 369 🔳






Figure 49. STDR DSR and RxRDY

#### Table 29. STDR – DSR and RxRDY Timing Parameters

Symbol	Item	Conditions	Min	Max	Unit
t <sub>DSRS</sub>	-DSR to register read setup time		28	-	ns
t <sub>RRDYL</sub>	Register Read to RxRDY off delay		0	100	ns






Figure 50. STDR –DTR, –RTS. and TxRDY Timing Diagram

Symbol	ltem	Conditions	Min	Max	Unit
t <sub>DTROD</sub>	Register write to -DTR delay		0	40	t <sub>CLK</sub>
t <sub>RTSOD</sub>	Register write to –RTS delay		0	40	t <sub>CLK</sub>
t <sub>TRDYOD</sub>	Register write to -TRDY delay		0	100	ns






Figure 51. SDTR Register Update Timing Diagram

Symbol	ltem	Conditions	Min	Max	Unit
t <sub>REGU</sub>	Register update time	Mode setting	14	-	t <sub>CLK</sub>
		Async operation	20	_	t <sub>CLK</sub>
		Sync operation	40	-	t <sub>CLK</sub>

## Table 31. STDR Register Update Timing Parameters






Figure 52. SDTR Transmit Clock and Data Timing Diagram

#### Table 32. STDR Transmit Clock and Data Timing Parameters

		1/16 CLK, 1/64 CLK Asynchronous Mode		1x CLK Synchronous Mode		
Symbol	ltem	Min	Max	Min	Мах	Unit
tтскнw	Transmit clock high duration	4	_	32		t <sub>CLK</sub>
t <sub>TCKLW</sub>	Transmit clock Low duration	4	-	14	-	t <sub>CLK</sub>
t <sub>тск</sub> рт	Output data to transmit clock falling edge delay	0	100	0	100	ns







Figure 53. STDR Receive Clock and Data Timing Diagram

#### Table 33. STDR Receive Clock and Data Timing Parameters

Symbol		1/16 CLK, 1/64 CLK Asynchronous Mode		1x CLK Synchronous Mode		
	Description	Min	Max	Min	Max	Unit
t <sub>RCKHW</sub>	Receive clock high duration	4	-	12	-	t <sub>CLK</sub>
t <sub>RCKLW</sub>	Receive clock low duration	4	-	7	-	t <sub>CLK</sub>
t <sub>RDS</sub>	Receive data setup	6	_	6	-	t <sub>CLK</sub>
t <sub>ADH</sub>	Receive data hold	6	-	6	-	t <sub>CLK</sub>
t <sub>RCK</sub>	Receive clock cycle	8	-	62	-	t <sub>CLK</sub>




FUJITSU

#### Figure 54. Break Timing Diagram

## Table 34. Break Timing Parameters

Symbol	Description	Conditions	Min	Max	Unit
t <sub>BRKS</sub>	Break setup time		0	_	ns
<sup>t</sup> вякн	Break hold time		10	_	ns





74




Figure 55. Receiver Timing Diagram (async. mode, 5–bit char., parity, 2 stop bits – see Table 35)




Figure 56. Transmitter Timing Diagram (async. mode, 6–bit char., no parity, 2 stop bits – Table 35)

FUĴĨTSU

76




Figure 57. Receiver Timing Diagram (internal synch. mode, 5–char., parity bi–synch. mode – see Table 35)


FUJITSU



Symbol	Description	Conditions	Min	Max	Unit
t <sub>TCKRDY</sub>	TxRDY delay from the rising edge of -TLCK (last bit)		-	36	t <sub>CLK</sub>
<sup>†</sup> тскемр	TxEMP delay from the rising edge of -TLCK (last bit)		-	24	t <sub>CLK</sub>
<b>t</b> RDKRDY	RxRDY delay from the rising edge of RLCK (last bit)		-	35	t <sub>CLK</sub>
tsycd1	SYNC (SYNCBRK pin) delay from the rising edge of RLCK (last bit)		_	62	t <sub>CLK</sub>
tsycd2	SYNC flag delay (Mode register) from the rising edge of RLCK (last bit)		-	70	<sup>t</sup> CLK

## Table35. STDR Transmit/Receive Control Signal Timing Parameters

🔳 3749756 OOJO878 J44 🖿



79