

30 W Quad Half-Bridge Digital Amplifier Power Stage

Features

- Configurable Outputs (10% THD+N)
 - 2 x 15 W into 8 Ω , Full-Bridge
 - 1 x 30 W into 4 Ω , Parallel Full-Bridge
 - 4 x 7 W into 4 Ω , Half-Bridge
 - 2 x 7 W into 4 Ω, Half-Bridge + 1 x 15 W into 8 Ω, Full-Bridge
- Space-Efficient Thermally-Enhanced QFN
 - No External Heat Sink Required
- ♦ > 100 dB Dynamic Range System Level
- 0.1% THD+N @ 1 W System Level
- Built-In Protection with Error Reporting
 - Over-current
 - Thermal Warning and Overload
 - Under-voltage
- ♦ +9 V to +18 V High Voltage Supply
- PWM Popguard[®] for Quiet Startup
- ♦ High Efficiency (85%)
- Low R_{DS(ON)}
- Low Quiescent Current
- Low Power Standby Mode

Common Applications


- Integrated Digital Televisions
- Portable Docking Stations
- Mini/Micro Shelf Systems
- Powered Desktop Speakers

General Description

The CS4412 is a high-efficiency power stage for digital Class-D amplifiers designed to input PWM signals from a modulator such as the CS4525. The power stage outputs can be configured as four half-bridge channels, two half-bridge channels and one full-bridge channel, two full-bridge channels, or one parallel full-bridge channel.

The CS4412 integrates on-chip over-current, undervoltage, over-temperature protection and error reporting as well as a thermal warning indicator. The low $R_{DS(ON)}$ outputs can source up to 2.4 A peak current, delivering 85% efficiency. This efficiency provides for a small device package and lower power supplies.

The CS4412 is available in a 48-pin QFN package in Commercial grade (-40 to +70° C). The CRD4412 customer reference design is also available. Please refer to "Ordering Information" on page 22 for complete ordering information.



Advance Product Information

This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.



Copyright © Cirrus Logic, Inc. 2006 (All Rights Reserved)

TABLE OF CONTENTS

1. PIN DESCRIPTION	2
2. CHARACTERISTICS AND SPECIFICATIONS	4
RECOMMENDED OPERATING CONDITIONS	
ABSOLUTE MAXIMUM RATINGS	4
PWM POWER OUTPUT CHARACTERISTICS	5
DC ELECTRICAL CHARACTERISTICS	
DIGITAL INTERFACE SPECIFICATIONS	6
DIGITAL I/O PIN CHARACTERISTICS	
3. TYPICAL CONNECTION DIAGRAMS	8
4. APPLICATIONS	12
4.1 Overview	
4.2 Reset and Power-Up	
4.2.1 PWM Popguard Transient Control	
4.2.2 Recommended Power-Up Sequence	
4.2.3 Recommended Power-Down Sequence	
4.3 Output Mode Configuration	
4.4 Output Filters	
4.4.1 Half-Bridge Output Filter	
4.4.2 Full-Bridge Output Filter (Stereo or Parallel)	
4.5 Device Protection and Error Reporting	
4.5.1 Over-current Protection	
4.5.2 Thermal Warning, Thermal Error, and Under-Voltage Error	
5. POWER SUPPLY, GROUNDING, AND PCB LAYOUT	
5.1 Power Supply and Grounding	
5.1.1 Integrated VD Regulator	
5.2 QFN Thermal Pad	
6. PARAMETER DEFINITIONS	
7. PACKAGE DIMENSIONS	-
8. THERMAL CHARACTERISTICS	
8.1 Thermal Flag	
9. ORDERING INFORMATION	
10. REVISION HISTORY	

LIST OF FIGURES


Figure 1.Stereo Full-Bridge Typical Connection Diagram	8
Figure 2.2.1 Channel Typical Configuration Diagram	
Figure 3.4-Channel Half-Bridge Typical Connection Diagram	
Figure 4.Mono Parallel Full-Bridge Typical Connection Diagram	11
Figure 5.Output Filter - Half-Bridge	
Figure 6.Output Filter - Full-Bridge	

LIST OF TABLES

Table 1. I/O Power Rails	. 7
Table 2. Output Mode Configuration Options	13
Table 3. Low-Pass Filter Components - Half-Bridge	14
Table 4. DC-Blocking Capacitors Values - Half-Bridge	
Table 5. Low-Pass Filter Components - Full-Bridge	15
Table 6. Over-current Error Conditions	16
Table 7. Thermal and Under-Voltage Error Conditions	16
Table 8. VD Supply Level Indication	17



1. PIN DESCRIPTION



Pin Name	Pin #	Pin Description
CNFG0	1	Out Configuration Solast (Innut) I load to get the DWM output configuration mode. See "Output
CNFG1	2	Out Configuration Select (<i>Input</i>) - Used to set the PWM output configuration mode. See "Output Mode Configuration" on page 14
CNFG2	3	Mode Configuration" on page 14.
IN1	4	
IN2	5	PWM Input (<i>Input</i>) - Inputs from a PWM modulator.
IN3	6	
IN4	7	
RST1/2	8	Reset Input (Input) - Reset inputs for channels 1/2 and 3/4 respectively. Active low.
RST3/4	46	Reset input (<i>input)</i> - Reset inputs for channels 1/2 and 3/4 respectively. Active low.
LVD	 VD Voltage Level Indicator (<i>Input</i>) - Identifies the voltage level attached to VD. When 9 5.0 V to VD, LVD must be connected to VD. When applying 2.5 V or 3.3 V to VD, LVD GND. 	
VD_REG	11	Core Digital Power (<i>Output</i>) - Filter connection for the internally generated power supply for the low voltage digital circuitry.
VD	12	Digital Power (Input) - Low voltage power supply for internal logic.
VA_REG	13	Core Analog Power (<i>Output</i>) - Filter connection for internally generated power supply for the low voltage analog circuitry

Pin Name	Pin #	Pin Description
OCREF	21	Over-current Reference (<i>Input</i>) - Sets over-current trip level. Connect pin through a resistor to GND. See "Device Protection and Error Reporting" on page 17. This pins should not be left floating.
RAMP_CAP	24	Output Ramp Capacitor (Input) - Sets the output ramp time for half-bridge configured outputs.
GND	10,14 15,16 17,18 19,20 47,48	Ground (<i>Input</i>) - Ground for the internal logic and I/O. These pins should be connected to the common system ground.
VP	25,30 31,36	High Voltage Output Power (<i>Input</i>) - High voltage power supply for the individual output power half-bridge devices.
PGND	22,23 27,28 33,34 37,38 39,40	Power Ground (<i>Input</i>) - Ground for the individual output power half-bridge devices. These pins should be connected to the common system ground.
OUT4 OUT3 OUT2 OUT1	26 29 32 35	PWM Output (<i>Output</i>) - Amplified PWM power half-bridge outputs.
TWR	41	Thermal Warning Output (<i>Output</i>) - Thermal warning output. Open drain, active low. See "Device Protection and Error Reporting" on page 17.
ERRUVTE	42	Thermal and Under-voltage Error Output (<i>Output</i>) - Error flag for thermal shutdown and under- voltage. Open drain, active low. See "Device Protection and Error Reporting" on page 17
ERROC1/2 ERROC3/4	43 44	Over-current Error Output (<i>Output</i>) - Over-current error flag for the associated outputs. Open drain, active low. See "Device Protection and Error Reporting" on page 17.
RAMP	45	Ramp-up/down Select (<i>Input</i>) - Set high to enable ramping. When set low, ramping is disabled. See "PWM Popguard Transient Control" on page 13.



2. CHARACTERISTICS AND SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS

GND=PGND=0 V, all voltages with respect to ground.

Parameters	Symbol	Min	Nom	Max	Units
DC Power Supply					
Digital and Analog Core	VD	2.375	2.5	2.625	V
	VD	3.135	3.3	3.465	V
	VD	4.75	5.0	5.25	V
Power Stage	VP	8.1		19.8	V
Temperature					
Ambient Temperature Commercial	T _A	-40	-	+70	°C
Junction Temperature	Т _Ј		-	+150	°C

ABSOLUTE MAXIMUM RATINGS

GND = PGND = 0 V; all voltages with respect to ground. (Note 1)

	Parameters	Symbol	Min	Max	Units
DC Power Supply	1				
Power Stage	Outputs Switching and Under Load	VP	-0.3	19.8	V
Power Stage	No Output Switching	VP	-0.3	23.0	V
Digital and Analog Core	(Note 2)	VD	-0.3	6.0	V
Inputs	(Note 2)				
Input Current	(Note 3)	l _{in}	-	±10	mA
Digital Input Voltage	(Note 4)	V _{IND}	-0.3	VD + 0.4	V
Temperature	(Note 2)				
Ambient Operating Tempe	rature - Power Applied				
	Commercial	T _A	-40	+85	°C
Storage Temperature		T _{stg}	-65	+150	°C

Notes: 1. Operation beyond these limits may result in permanent damage to the device.

- 2. Normal operation is not guaranteed at these extremes.
- 3. Any pin except supplies. Transient currents of up to ±100 mA on the PWM input pins will not cause SCR latch-up.
- 4. The maximum over/under voltage is limited by the input current.



PWM POWER OUTPUT CHARACTERISTICS

Test Conditions (unless otherwise specified): GND = PGND = 0 V; All voltages with respect to ground; $T_A = 25^{\circ} C$; VD = 3.3 V; VP = 18 V; $R_L = 8 \Omega$ for full-bridge, $R_L = 4 \Omega$ for half-bridge and parallel full-bridge; PWM Switch Rate = 384 kHz; 10 Hz to 20 kHz Measurement Bandwidth; Input source is CS4525 PWM_SIG outputs; Performance measurements taken with a full scale 997 Hz sine wave and AES17 filter.

Parameters	Symbol	Conditions	Min	Тур	Max	Units
Power Output per Channel						
Stereo Full-Bridge		THD+N < 10%	-	15	-	W
		THD+N < 1%	-	12	-	W
Half-Bridge	Po	THD+N < 10%	-	7	-	W
		THD+N < 1%	-	5.5	-	W
Parallel Full-Bridge		THD+N < 10% THD+N < 1%	-	30 23.5	-	W W
Tatal Hannania Distantian a Naisa		1HD+N < 1%	-	23.0	-	vv
Total Harmonic Distortion + Noise				0.1		%
Stereo Full-Bridge		P _O = 1 W P _O = 0 dBFS = 11.3 W	-	0.1	-	%
Half-Bridge	THD+N	$P_0 = 1 W$	_	0.0	-	%
		$P_0 = 0 \text{ dBFS} = 5.0 \text{ W}$	-	0.3	-	%
Parallel Full-Bridge		$P_0 = 1 W$	-	0.1	-	%
		P _O = 0 dBFS = 22.6 W	-	0.3	-	%
Dynamic Range						
Stereo Full-Bridge		P _O = -60 dBFS, A-Weighted	-	102	-	dB
		$P_O = -60 \text{ dBFS}$, Unweighted	-	99	-	dB
Half-Bridge	DYR	$P_O = -60 \text{ dBFS}$, A-Weighted	-	102	-	dB
		$P_0 = -60 \text{ dBFS}$, Unweighted	-	99	-	dB
Parallel Full-Bridge		P _O = -60 dBFS, A-Weighted	-	102	-	dB dB
	D	$P_0 = -60 \text{ dBFS}$, Unweighted	-	99	-	
MOSFET On Resistance	R _{DS(ON)}	$I_d = 0.5 \text{ A}, T_J = 50^{\circ}\text{C}$	-	518	615	mΩ
Efficiency	h	$P_0 = 2 \times 11.3 \text{ W}, R_L = 8 \Omega$	-	85	-	%
Minimum Output Pulse Width	PW _{min}	No Load	-	50	-	ns
Rise Time of OUTx	t _r	Resistive Load	-	20	-	ns
Fall Time of OUTx	t _f	Resistive Load	-	20	-	ns
PWM Output Over-Current Error Trip Point	I _{CE}	OCREF = 16.2 kΩ	2.4	-	-	A
Junction Thermal Warning Trip Point	T _{TW}		-	120	-	°C
Junction Thermal Error Trip Point	T _{TE}		-	140	-	°C
VP Under-Voltage Error Trip Point	V _{UV}		4.5	-	-	V
Ramp-Up Time - Half-Bridge Configuration	T _{RU}	Capacitor = 1000 µF	-	0.8	-	S
Ramp-Down Time- Half-Bridge Configuration	T _{RD}	Capacitor = 1000 µF	-	50	-	S



DC ELECTRICAL CHARACTERISTICS

GND = PGND = 0 V; All voltages with respect to ground; PWM switch rate = 384 kHz; Unless otherwise specified.

Parameters		Min	Тур	Max	Units
Normal Operation	(Notes 5, 8)				1
Power Supply Current	VD = 3.3 V	-	20	-	mA
Power Dissipation	VD = 3.3 V	-	66	-	mW
50 % Duty Cycle VP Idle Current (Note 6)	VP = 18 V	-	20	-	mA
Power-Down Mode	(Note 7)				
Power Supply Current	VD = 3 .3 V	-	4.3	-	mA
Power Supply Current	VP = 18 V	-	100	-	μA
VD_REG Characteristics					•
Nominal Voltage		2.25	2.5	2.75	V
DC current source		-	-	3	mA
VA_REG Characteristics					
Nominal Voltage		2.25	2.5	2.75	V
DC current source		-	-	1	mA

Notes: 5. Normal operation is defined as $\overline{RSTx/y} = HI$.

- 6. All outputs idle.
- 7. Power-Down Mode is defined as $\overline{RSTx/y} = LOW$ with all input lines held static.
- 8. Power supply current increases with increasing PWM switching rates.

DIGITAL INTERFACE SPECIFICATIONS

GND = PGND = 0 V; All voltages with respect to ground; Unless otherwise specified.

Parameters	Symbol	Min	Max	Units
High-Level Input Voltage	V _{IH}	0.7*VD_REG	VD	V
Low-Level Input Voltage	V _{IL}	-	0.20*VD_REG	V
High-Level Output Voltage I _o =2 mA	V _{OH}	0.90*VD	-	V
Input Leakage Current	l _{in}	-	±10	μA
Input Capacitance		-	8	pF



DIGITAL I/O PIN CHARACTERISTICS

The logic level for each input is set by its corresponding power supply and should not exceed the maximum ratings.

Power Supply	Pin Number	Pin Name	I/O	Driver	Receiver
VD	1	CNFG0	Input	-	2.5 V-5.0 V
	2	CNFG1	Input	-	2.5 V-5.0 V
	3	CNFG2	Input	-	2.5 V-5.0 V
	4	IN1	Input	-	2.5 V-5.0 V
	5	IN2	Input	-	2.5 V-5.0 V
	6	IN3	Input	-	2.5 V-5.0 V
	7	IN4	Input	-	2.5 V-5.0 V
	8	RST12	Input	-	2.5 V-5.0 V
	9	LVD	Input	-	2.5 V-5.0 V
	41	TWR	Output	2.5 V-5.0 V, Open Drain	-
	42	ERRUVTE	Output	2.5 V-5.0 V, Open Drain	-
	43	ERROC12	Output	2.5 V-5.0 V, Open Drain	-
	44	ERROC34	Output	2.5 V-5.0 V, Open Drain	-
	45	RAMP	Input	-	2.5 V-5.0 V
	46	RST34	Input/	-	2.5 V-5.0 V
VP	35	OUT1	Output	9 V-18 V Power MOSFET	-
	32	OUT2	Output	9 V-18 V Power MOSFET	-
	29	OUT3	Output	9 V-18 V Power MOSFET	-
	26	OUT4	Output	9 V-18 V Power MOSFET	-

Table 1. I/O Power Rails



3. TYPICAL CONNECTION DIAGRAMS







Figure 1. Stereo Full-Bridge Typical Connection Diagram


















4. APPLICATIONS

4.1 Overview

The CS4412 is a high-efficiency power stage for digital Class-D amplifiers designed to be configured as four half-bridge channels, two half-bridge channels and one full-bridge channel, two full-bridge channels, or one parallel full-bridge channel.

The CS4412 integrates on-chip over-current, under-voltage, over-temperature protection and error reporting as well as a thermal warning indicator. The low $R_{DS(ON)}$ outputs can source up to 2.4 A peak current, delivering 85% efficiency. This efficiency provides for smaller device package, no external heat sink requirements, and smaller power supplies.

4.2 Reset and Power-Up

Reliable power-up can be accomplished by keeping the device in reset until the power supplies, clocks, and configuration pins are stable. It is also recommended that the RSTx/y pin be activated if the voltage supplies drop below the recommended operating condition to prevent power-glitch- related issues.

When $\overline{RSTx/y}$ is low, the corresponding channels of the CS4412 enter <u>a low-p</u>ower mode and all of the channels' internal states are reset and the outputs are set to HI-Z. When $\overline{RSTx/y}$ is high, the desired mode settings will be loaded and the outputs will begin normal operation.

4.2.1 PWM Popguard Transient Control

The CS4412 uses Popguard technology to minimize the effects of output transients during power-up and power-down for half-bridge configurations. This technique reduces the audio transients commonly produced by half-bridge, single-supply amplifiers when implemented with external DC-blocking capacitors connected in series with the audio outputs.

When the device is configured for ramping (RAMP set high) and RSTx/y is set high, the OUTx/y outputs will ramp-up to the bias point (VP/2). This gradual voltage ramping allows time for the external DC-block-ing capacitor to charge to the quiescent voltage, minimizing the power-up transient. The OUTx/y outputs will not begin normal operation until the ramp has reached the bias point. The INx/y inputs must begin switching before the ramp cycle begins.

When the device is configured for ramping (RAMP set high) and RSTx/y is set low, the OUTx/y outputs will begin to slowly ramp down from the bias point to PGND, allowing the DC-blocking capacitor to discharge.

The ramp feature should only be used in quad half-bridge configuration. It is not necessary to complete a ramp-up/down sequence before ramping up/down again.

4.2.2 Recommended Power-Up Sequence

- 1. Turn on the system power.
- 2. Hold RSTx/y low until the power supply and system clocks are stable. In this state, all associated outputs are HI-Z.
- 3. Start the PWM modulator output.
- 4. Once the PWM modulator output is valid, release RSTx/y high. If the CS4412 is configured for ramping, the outputs will ramp to the bias point and then begin switching normally. If the CS4412 is not configured for ramping, the outputs will immediately begin switching normally.



4.2.3 Recommended Power-Down Sequence

- 1. Mute the logic-level PWM inputs present on IN1 IN4 by applying 50 % duty-cycle inputs.
- 2. Set RSTx/y low. If the CS4412 is configured for ramping, the outputs will ramp down to PGND and then become HI-Z. If the CS4412 is not configured for ramping, the outputs will immediately become HI-Z.
- 3. Power down the remainder of the system.
- 4. Turn off the system power.

4.3 Output Mode Configuration

The CS4412 can be configured for several modes of operation. Table 2 shows the setting of the CNFG[2:0] inputs and the corresponding mode of operation. These pins should remain static during operation (RSTx/y set high).

CNFG2	CNFG1	CNFG0	Output Config.	Description
0	0	0	Stereo Full-Bridge	IN1 must be inverted from IN2 for full-bridge operation.
			Tied Loads	IN3 must be inverted from IN4 for full-bridge operation.
0	0	1	Stereo Half-Bridge	IN1 must be provided for half-bridge operation.
			and Mono Full-	IN2 must be provided for half-bridge operation.
			Bridge Tied Loads	IN3 must be inverted from IN4 for full-bridge operation.
0	1	0	Mono Parallel Full-	IN1 and IN3 must be inverted from IN2 and IN4 for parallel full-
			Bridge Tied Load	bridge operation.
0	1	1	Quad Half-Bridge	IN1 must be provided for half-bridge operation.
			Tied Loads	IN2 must be provided for half-bridge operation.
				IN3 must be provided for half-bridge operation.
				IN4 must be provided for half-bridge operation.
1	0	0	Stereo Full-Bridge	IN1 must be provided for full-bridge operation.
			Tied Loads	Wire IN2 to IN1. IN2 is internally inverted for full-bridge operation.
			With Inversion	IN3 must be provided for full-bridge operation.
				Wire IN4 to IN3. IN4 is internally inverted for full-bridge operation.
1	0	1	Stereo Half-Bridge	IN1 must be provided for half-bridge operation.
			& Mono Full-Bridge	IN2 must be provided for half-bridge operation.
			Tied Loads	IN3 must be provided for full-bridge operation.
			With Inversion	Wire IN4 to IN3. IN4 is internally inverted for full-bridge operation.
1	1	0	Mono Parallel Full-	IN1 must be provided for parallel full-bridge operation.
			Bridge Tied Load	Wire IN4, IN3, and IN2 to IN1.
			With Inversion	IN2 and IN4 are internally inverted for parallel full-bridge operation.
1	1	1	Quad Half-Bridge	IN1 must be provided for half-bridge operation.
			Tied Loads	IN2 must be provided for half-bridge operation.
				IN3 must be provided for half-bridge operation.
				IN4 must be provided for half-bridge operation.

Table 2. Output Mode Configuration Options



4.4 Output Filters

The filter placed after the PWM outputs can greatly affect the output performance. The filter not only reduces radiated EMI (snubber filter), but also filters high frequency content from the switching output before going to the speaker (low-pass LC filter).

4.4.1 Half-Bridge Output Filter

Figure 5 shows the output filter for a half-bridge configuration. The transient-voltage suppression circuit (snubber circuit) is comprised of a resistor (20 Ω , ¹/₄ W) and capacitors (220 pF) and should be placed as close as possible to the corresponding PWM output pin to greatly reduce radiated EMI.




Figure 5. Output Filter - Half-Bridge

The inductor, L1, and capacitor, C1, comprise the low-pass filter. Along with the nominal load impedance of the speaker, these values set the cutoff frequency of the filter. Table 3 shows the component values for L1 and C1 based on nominal speaker (load) impedance for a corner frequency (-3 dB point) of approximately 35 kHz.

Load	L1	C1
4 Ω	22 µH	1.0 µF
6 Ω	33 µH	0.68 µF
8 Ω	47 µH	0.47 µF

Table 3. Low-Pass Filter Components - Half-Bridge

C2 is the DC-blocking capacitor. Table 4 shows the component values for C2 based on corner frequency (-3 dB point) and a nominal speaker (load) impedances of 4 Ω , 6 Ω , and 8 Ω . This capacitor should also be chosen to have a ripple current rating above the amount of current that will passed through it.



Load	Corner Frequency	C2
4 Ω	40 Hz	1000 µF
	58 Hz	680 µF
	120 Hz	330 µF
6 Ω	39 Hz	680 µF
	68 Hz	390 µF
	120 Hz	220 µF
8 Ω	42 Hz	470 µF
	60 Hz	330 µF
	110 Hz	180 µF

Table 4. DC-Blocking Capacitors Values - Half-Bridge
--

4.4.2 Full-Bridge Output Filter (Stereo or Parallel)

Figure 6 shows the output filter for a full-bridge configuration. The transient-voltage suppression circuit (snubber circuit) is comprised of a resistor (20Ω) and capacitor (330 pF) and should be placed as close as possible to the corresponding PWM output pins to greatly reduce radiated EMI. The inductors, L1, and capacitor, C1, comprise the low-pass filter. Along with the nominal load impedance of the speaker, these values set the cutoff frequency of the filter. Table 5 shows the component values based on nominal speaker (load) impedance for a corner frequency (-3 dB point) of approximately 35 kHz.




Figure 6. Output Filter - Full-Bridge

Load	L1	C1
4 Ω	10 µH	1.0 µF
6 Ω	15 µH	0.47 µF
8 Ω	22 µH	0.47 µF

Table 5. Low-Pass Filter Components - Full-Bridge



4.5 Device Protection and Error Reporting

The CS4412 has built-in protection circuitry for over-current, under-voltage, and thermal warning/overload conditions. The levels of the over-current error, thermal error, and VP under-voltage trip points are listed in the PWM Power Output Characteristics table on page 6. Automatic shut-down will occur whenever any of these preset thresholds are crossed.

Each error and warning pin implements an active-low open-drain driver and requires an external pull-up for proper operation.

4.5.1 Over-current Protection

Over-current errors are reported on the ERROCx/y pins. For example, an over-current error on OUT1 is reported by the ERROC1/2 pin. The power output of the channel which is reporting the over-current condition will be set to high-impedance until the error condition has been removed and the RSTx/y signal for that channel has been toggled from low to high.

ERROCx/y	Reported Condition
0	Over-current error on channel x or channel y.
1	Operating current of channel x and y within allowable limits.

Table 6. Over-current Error Conditions

4.5.2 Thermal Warning, Thermal Error, and Under-Voltage Error

Table 7 shows the behavior of the TWR and ERRUVTE pins. When the junction temperature exceeds the junction thermal warning trip point, the TWR pin will be set low. If the junction temperature continues to increase beyond the junction thermal error trip point, the ERRUVTE pin will be set low. If the voltage on VP falls below the VP under-voltage error trip point, ERRUVTE will be set low.

When the thermal error or VP under-voltage trip point is crossed, all power outputs will be set to highimpedance until the error condition has been removed and the RSTx/y signals have been toggled from low to high.

TWR	ERRUVTE	Reported Condition		
0	0	Thermal warning and thermal error and/or under-voltage error.		
0	1	Thermal warning only.		
1	0	Under-voltage error.		
1	1	Junction temperature and VP voltage within normal limits.		

Table 7. Thermal and Under-Voltage Error Conditions



5. POWER SUPPLY, GROUNDING, AND PCB LAYOUT

5.1 Power Supply and Grounding

The CS4412 requires careful attention to power supply and grounding arrangements if its potential performance is to be realized.

Extensive use of power and ground planes, ground plane fill in unused areas and surface mount decoupling capacitors are recommended. It is necessary to decouple the power supply by placing capacitors directly between the power and ground of the CS4412. Decoupling capacitors should be as close to the pins of the CS4412 as possible. The lowest value ceramic capacitor should be closest to the pin and should be mounted on the same side of the board as the CS4412 to minimize inductance effects. The CRD4412 reference design demonstrates the optimum layout and power supply arrangements.

5.1.1 Integrated VD Regulator

The CS4412 includes two internal linear regulators, one from the VD supply voltage to provide a fixed 2.5 V supply to its internal digital blocks, and another from the VD supply voltage to provide a fixed 2.5 V supply to its internal analog blocks. The LVD pin must be set to indicate the voltage present on the VD pin as shown in Table 8 below.

LVD	Indicated VD Supply Level
Low	2.5 V or 3.3 V Nominal
High	5 V Nominal

Table 8. VD Supply Level Indication

The output of the digital regulator is presented on the VD_REG pin and may be used to provide an external device with up to 3 mA of current at its nominal output voltage of 2.5 V. The output of the analog regulator is presented on the VA_REG pin and must only be connected to the bypass capacitors as shown in the typical connection diagrams.

If a nominal supply voltage of 2.5 V is used as the VD supply (see the Recommended Operating Conditions table on page 5), the VD, VD_REG, and VA_REG pins must all be connected to the VD supply source. In this configuration, the internal regulators are bypassed and the external supply source is used to directly drive the internal digital and analog sections.

5.2 QFN Thermal Pad

The CS4412 is available in a compact QFN package. The underside of the QFN package reveals a large metal pad that serves as a thermal relief to provide for maximum heat dissipation. This pad must mate with an equally dimensioned copper pad on the PCB and must be electrically connected to ground. A series of thermal vias should be used to connect this copper pad to one or more larger ground planes on other PCB layers. The CRD4412 reference design demonstrates the optimum thermal pad and via configuration.



6. PARAMETER DEFINITIONS

Dynamic Range (DYR)


The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth, typically 20 Hz to 20 kHz. Dynamic Range is a signal-to-noise ratio measurement over the specified band width made with a -60 dBFS signal. 60 dB is then added to the resulting measurement to refer the measurement to full-scale. This technique ensures that the distortion components are below the noise level and do not effect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307. Expressed in decibels.

Total Harmonic Distortion + Noise (THD+N)

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified band width (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels. Measured at -1 and -20 dBFS as suggested in AES17-1991 Annex A.



7. PACKAGE DIMENSIONS



48L QFN (9 \times 9 MM BODY) PACKAGE DRAWING

	INCHES			MILLIMETERS			NOTE
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
А			0.0354			0.90	1
A1	0.0000		0.0020	0.00		0.05	1
b	0.0118	0.0138	0.0157	0.30	0.35	0.40	1,2
D	0.3543 BSC			9.00 BSC			1
D2	0.2618 0.2677 0.2736			6.65	6.80	6.95	1
E	0.3543 BSC		9.00 BSC			1	
E2	0.2618	0.2677	0.2736	6.65	6.80	6.95	1
е	0.0256 BSC				0.65 BSC		1
L	0.0177	0.0217	0.0276	0.45	0.55	0.70	1

JEDEC #: MO-220

Controlling Dimension is Millimeters.

Notes: 1. Dimensioning and tolerance per ASME Y4.5M - 1994.

2. Dimensioning lead width applies to the plated terminal and is measured between 0.20 mm and 0.25 mm from the terminal tip.



8. THERMAL CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Units
Junction to Case Thermal Impedance	θ_{JC}	-	1	-	°C/Watt

8.1 Thermal Flag

This device is designed to have the metal flag on the bottom of the device soldered directly to a metal plane on the PCB. To enhance the thermal dissipation capabilities of the system, this metal plane should be coupled with vias to a large metal plane on the backside (and inner ground layer, if applicable) of the PCB.

In either case, it is beneficial to use copper fill in any unused regions inside the PCB layout, especially those immediately surrounding the CS4412. In addition to improving in electrical performance, this practice also aids in heat dissipation.

The heat dissipation capability required of the metal plane for a given output power can be calculated as follows:

 $\theta_{CA} = [(T_{J(MAX)} - T_A) / P_D] - \theta_{JC}$

where,

 θ_{CA} = Thermal resistance of the metal plane in °C/Watt

T_{J(MAX)} = Maximum rated operating junction temperature in °C, equal to 150 °C

 $T_A =$ Ambient temperature in °C

 P_{D} = RMS power dissipation of the device, equal to 0.15* P_{RMS-IN} or 0.176* $P_{RMS-OUT}$ (assuming 85% efficiency)

 θ_{JC} = Junction-to-case thermal resistance of the device in °C/Watt



9. ORDERING INFORMATION

Product	Description	Package	Pb-Free	Grade	Temp Range	Container	Order#
	30 W Quad Half-					Rail	CS4412-CNZ
CS4412	Bridge Digital Amplifier Power Stage	48-QFN	Yes	Commercial	-40° to +70°C	Tape and Reel	CS4412-CNZR
CRD4412	1 x 30 W Reference Design Daughter Card	-	-	-	-	-	CRD4412
CRD4525	2 x 15 W Reference Design Main Board	-	-	-	-	-	CRD4525

10.REVISION HISTORY

Release	Changes
A1	Initial Release

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find one nearest you, go to www.cirrus.com.

IMPORTANT NOTICE

"Advance" product information describes products that are in development and subject to development changes. Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROP-ERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DE-VICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICA-TIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs, and Popguard are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.