### $2\Omega$ Max On Resistance, **ANALOG DEVICES** ±15 V/12 V/±5 V *i*CMOS<sup>™</sup> Dual SPDT Switch

### **Preliminary Technical Data**


### **FEATURES**

 $2\Omega$  Max On Resistance 0.5 $\Omega$  Max On Resistance Flatness 200mA continious current 33 V supply range Fully specified at +12 V, ±15 V, ±5 V No V<sub>L</sub> supply required **3 V logic-compatible inputs Rail-to-rail operation** 16-lead TSSOP and 16-lead LFCSP packages

### **APPLICATIONS**

Automatic test equipment **Data aquisition systems Battery-powered systems** Sample-and-hold systems **Audio signal routing Communication systems Relay Replacement** 

### FUNCTIONAL BLOCK DIAGRAM



### SWITCHES SHOWN FOR A LOGIC "1" INPUT

### Figure 1.TSSOP package




Figure 2.LFCSP package

voltages, while providing increased performance, dramatically lower power consumption, and reduced package size.

The on resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals. iCMOS construction ensures ultralow power dissipation, making the part ideally suited for portable and battery-powered instruments.

### **PRODUCT HIGHLIGHTS**

- $2\Omega$  Max On Resistance over temperature. 1
- 2. Minimum distortion
- 3 V logic-compatible digital inputs:  $V_{IH} = 2.0$  V,  $V_{IL} = 0.8$  V. 3.
- 4. No V<sub>L</sub> logic power supply required.
- 5 Ultralow power dissipation: <0.03 µW.
- 16-lead TSSOP and 16-lead 4 mm × 4mm LFCSP 6 packages.

#### Rev. PrC

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.326.8703 © 2007 Analog Devices, Inc. All rights reserved.

### **GENERAL DESCRIPTION**

The ADG1436 is a monolithic CMOS device containing two independently selectable SPDT switches. An EN input on the LFCSP package is used to enable or disable the device. When disabled, all channels are switched off. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. Both switches exhibit break-before-make switching action for use in multiplexer applications.

It is designed on an *i*CMOS process. *i*CMOS (industrial-CMOS) is a modular manufacturing process combining high voltage CMOS (complementary metal-oxide semiconductor) and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, iCMOS components can tolerate high supply

# ADG1436

## TABLE OF CONTENTS

Specifications	3
Dual Supply	3
Single Supply	4
Absolute Maximum Ratings	7
Truth Table For Switches	8
ESD Caution	7

Pin Configurations and Function Descriptions	8
Terminology	9
Typical Performance Characteristics	10
Test Circuits	13
Outline Dimensions	15
Ordering Guide	15

### **REVISION HISTORY**

## **SPECIFICATIONS**

### DUAL SUPPLY

 $V_{\text{DD}}$  = 15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

### Table 1.

	25°C	-40°C to +85°C	-40°C to +125°C		
ANALOG SWITCH					
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance (R <sub>ON</sub> )	1.5			Ωtyp	$V_{s} = \pm 10 V$ , $I_{s} = -10 mA$ ; Figure 23
		2		Ωmax	$V_{DD} = +13.5 \text{ V}, \text{ V}_{SS} = -13.5 \text{ V}$
On Resistance Match between Channels ( $\Delta R_{ON}$ )	0.1			Ωtyp	$V_{s} = \pm 10 V, I_{s} = -10 mA$
		0.5		Ωmax	
On Resistance Flatness (R <sub>FLAT(ON</sub> ))	0.1			Ωtyp	$V_s = -5 V/0 V/+5 V$ ; $I_s = -10 mA$
		0.5		Ωmax	
LEAKAGE CURRENTS					$V_{DD} = +16.5 V, V_{SS} = -16.5 V$
Source Off Leakage, Is (Off)	±0.01			nA typ	$V_{s} = \pm 10 V$ , $V_{s} = \pm 10 V$ ; Figure 23
5	±0.5	±2.5	±5	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.01			nA typ	$V_s = \pm 10 V$ , $V_s = \pm 10 V$ ;; Figure 23
	±0.5	±2.5	±5	nA max	
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (On)	±0.04			nA typ	$V_s = V_D = \pm 10 V$ ; Figure 23
enanner en zeanage, 15, 15 (en)	±1	±2.5	±5	nA max	······································
DIGITAL INPUTS					
Input High Voltage, VINH			2.0	V min	
Input Low Voltage, VINI			0.8	V max	
Input Current, Inc or Inh	0.005		0.0	μA typ	$V_{IN} = V_{INI}$ or $V_{INH}$
	0.005		±0.5	μA max	
Digital Input Capacitance, C <sub>IN</sub>	5		±0.5	pF typ	
	5			pityp	
Transition Time, t <sub>TRANS</sub>	120			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
Transition Time, trans	120		200	ns max	$V_s = +10 V$ ; Figure 25
t <sub>on</sub> (EN)	85		200	ns typ	$R_{\rm L} = 300 \Omega,  C_{\rm L} = 35  \text{pF}$
CON (LIN)	105	130	140	ns max	$V_{\rm s} = 10$ V; see Figure 25
t <sub>off</sub> (EN)	105	150	140	ns typ	$R_L = 300 \Omega, C_L = 35 \text{ pF}$
	125	150	170	ns max	$V_s = 10 V$ ; see Figure 25
Break-before-Make Time Delay, t <sub>D</sub>	15	150	40	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
break before make time belay, to	15		1	ns min	$V_{51} = V_{52} = +10 V$ ; Figure 27
Charge Injection	50		1	pC typ	$V_{s1} = V_{s2} = +10$ V, Figure 27 $V_{s} = 0$ V, $R_{s} = 0$ $\Omega$ , $C_{L} = 1$ nF; Figure 29
Off Isolation	50			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 30
Channel-to-Channel Crosstalk	60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 30 $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 31
Total Harmonic Distortion + Noise	0.015			% typ	$R_L = 10\Omega$ , 5 V rms, f = 20 Hz to 20 kHz
-3 dB Bandwidth	100			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 32
– 3 dB Bandwidth C <sub>s</sub> (Off)	35			pF typ	$R_L = 50 \Omega_2, C_L = 5 \text{ pr; Figure 32}$ f = 1 MHz; V <sub>S</sub> = 0 V
$C_{D}$ (Off)	35			pF typ	$f = 1 MHz; V_s = 0 V$
C <sub>D</sub> , C <sub>S</sub> (On)	70			pF typ	$f = 1 MHz; V_S = 0 V$
POWER REQUIREMENTS	0.001				$V_{DD} = +16.5 \text{ V}, \text{ V}_{SS} = -16.5 \text{ V}$
IDD	0.001			µA typ	Digital Inputs = 0 V or V <sub>DD</sub>
			1	µA max	
ldd	150			μA typ	Digital Input = 5 V
			300	µA max	
lss	0.001			μA typ	Digital Inputs = 0 V, 5V or $V_{DD}$
			1.0	μA max	

	25°C	-40°C to +85°C	-40°C to +125°C		
V <sub>DD</sub> /V <sub>SS</sub>			±4.5/±16.5	V min/max	Gnd = 0V

<sup>1</sup> Guaranteed by design, not subject to production test.

### SINGLE SUPPLY

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

### Table 2.

	25°C	-40°C to +85°C	-40°C to +125°C		
ANALOG SWITCH					
Analog Signal Range			$0 V to V_{DD}$	V	
On Resistance (R <sub>ON</sub> )	2.5			Ωtyp	$V_s = +10 V$ , $I_s = -10 mA$ ; Figure 23
	3	4		Ωmax	
On Resistance Match between Channels (ΔR <sub>ON</sub> )	0.1			Ωtyp	$V_{s} = +10 V$ , $I_{s} = -10 mA$
		0.5		Ωmax	
On Resistance Flatness ( $R_{FLAT(ON)}$ )	0.1	0.5		Ωtyp	$V_{s} = +3 V/+6 V/+9 V$ , $I_{s} = -10 mA$
LEAKAGE CURRENTS		0.5			$V_{DD} = 12 V$
Source Off Leakage, Is (Off)	±0.01			nA typ	$V_{\rm S} = 1 \text{ V}/10 \text{ V}, V_{\rm D} = 10 \text{ V}/1 \text{ V};$ Figure 24
	±0.5	±2.5	±5	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.01	±2.5	<u>+</u> 5	nA typ	$V_{s} = 1 \text{ V}/10 \text{ V}, V_{D} = 10 \text{ V}/1 \text{ V};$ Figure 24
	±0.5	±2.5	±5	nA max	vs=1 v/10 v, vb=10 v/1 v,11gare 24
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (On)	±0.04	±2.5	±3	nA typ	$V_{s} = V_{D} = 1 V \text{ or } 10 V$ , Figure 25
Channel On Leakage, 10, 15 (On)	±0.04 ±1	±2.5	±5	nA max	$v_{\rm S} = v_{\rm D} = 1$ v or to v, right 25
DIGITAL INPUTS		<u> </u>	<u> </u>	TI/ THUX	
Input High Voltage, VINH			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.001		0.0	μA typ	V <sub>IN</sub> = V <sub>INI</sub> or V <sub>INH</sub>
	0.001		±0.5	μA max	
Digital Input Capacitance, C <sub>IN</sub>	5		±0.5	pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>				P: 9P	
Transition Time, t <sub>TRANS</sub>	120			ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
	150		200	ns max	$V_s = 8 V$ ; Figure 25
t <sub>on</sub> (EN)	85			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	105	130	140	ns max	$V_s = 8 V$ ; Figure 25
t <sub>off</sub> (EN)	105			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	125	150	170	ns max	$V_s = 8 V$ ; Figure 25
Break-before-Make Time Delay, t₀	15			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			1	ns min	$V_{s1} = V_{s2} = 8 V$ ; Figure 27
Charge Injection	30			pC typ	$V_s = 6 V, R_s = 0 \Omega, C_L = 1 nF;$ Figure 29
Off Isolation	50			dB typ	$R_{L} = 50 \Omega$ , $C_{L} = 5 pF$ , $f = 1 MHz$ ; Figure 30
Channel-to-Channel Crosstalk	60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 31
Total Harmonic Distortion + Noise	0.015			% typ	$R_L = 110\Omega$ , 5 V rms, f = 20 Hz to 20 kHz
–3 dB Bandwidth	100			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 32
C <sub>s</sub> (Off)	35			pF typ	$f = 1 \text{ MHz}; V_s = 6V$
$C_{D}$ (Off)	35			pF typ	$f = 1 \text{ MHz}; V_S = 6V$
$C_D, C_S$ (On)	70			pF typ	$f = 1 \text{ MHz}; V_s = 6 \text{ V}$

	25°C	-40°C to +85°C	-40°C to +125°C		
POWER REQUIREMENTS					$V_{DD} = 13.2 V$
I <sub>DD</sub>	0.001			μA typ	Digital Inputs = $0 V \text{ or } V_{DD}$
			1.0	μA max	
ldd	150			μA typ	Digital Inputs = 5 V
			300	μA max	
V <sub>DD</sub>			5/16.5	V	Gnd = 0V, Vss = 0V
				min/max	

<sup>1</sup> Guaranteed by design, not subject to production test.

### **DUAL SUPPLY**

 $V_{\text{DD}}$  = 5 V  $\pm$  10%,  $V_{\text{SS}}$  = -5 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

### Table 3.

	25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to VDD	v	
On Resistance (Ron)	3			Ωtyp	$V_s = \pm 3.3V$ , $I_s = -10$ mA; See figure x
	-	4		$\Omega \max$	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.1			Ωtyp	$V_s = \pm 3.3 \text{ V}$ , $I_s = -10 \text{ mA}$
				Ωmax	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.1			Ωtyp	$V_s = -3 V/0 V/+3 V; I_s = -10 mA$
LEAKAGE CURRENTS					$V_{DD} = +5.5 V, V_{SS} = -5.5 V$
Source Off Leakage, Is (Off)	±0.01			nA typ	$V_s = \pm 4.5 \text{ V}, V_p = \mp 4.5 \text{ V}; \text{ See figure x}$
-	±0.5	±2.5	±5	nA max	
Drain Off Leakage, I₀ (Off)	±0.01			nA typ	$V_{S} = \pm 4.5 \text{ V}, V_{D} = \mp 4.5 \text{ V};$ See figure x
	±0.5	±2.5	±5	nA max	
Channel On Leakage, ID, Is (On)	±0.04	±2.5	±5	nA typ	$V_s = V_D = \pm 4.5V$ ; See figure x
	±1	±5	±5	nA max	
DIGITAL INPUTS					
Input High Voltage, VINH			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.001			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			±0.5	µA max	
Digital Input Capacitance, C <sub>IN</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, t <sub>TRANS</sub>	150			ns typ	$R_L = 300 \ \Omega, C_L = 35 \ pF$
	190		265	ns max	$V_s = 3 V$ ; Figure 25
t <sub>on</sub> (EN)	85			ns typ	$R_L = 300 \ \Omega$ , $C_L = 35 \ pF$
	105	130	140	ns max	V <sub>s</sub> = 3 V; Figure 25
t <sub>off</sub> (EN)	105			ns typ	$R_L = 300 \ \Omega, C_L = 35 \ pF$
	125	150	170	ns max	V <sub>s</sub> = 3 V; Figure 25
Break-Before-Make Time Delay, t <sub>D</sub>	50			ns typ	$R_L=300~\Omega,~C_L=35~pF$
			10	ns min	$V_{S1} = V_{S2} = 3$ V; See figure 25
Charge Injection	50			pC typ	$V_{\text{S}}$ = 0 V, $R_{\text{S}}$ = 0 $\Omega,$ $C_{\text{L}}$ = 1 nF; See figure x
Off Isolation	50			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; See figure x
Channel-to-Channel Crosstalk	60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; See figure x

## ADG1436

## Preliminary Technical Data

		−40°C to	-40°C to		
	25°C	+85°C	+125°C	Unit	Test Conditions/Comments
Total Harmonic Distortion + Noise	0.002			% typ	$R_L = 110\Omega$ , 5 V pp, f = 20 Hz to 20 kHz
−3 dB Bandwidth	200			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; See figure x
Cs (Off)	35			pF typ	Vs = 0V, f = 1 MHz
C <sub>D</sub> (Off)	35			pF typ	Vs = 0V, f = 1 MHz
C <sub>D</sub> , C <sub>s</sub> (On)	150			pF typ	Vs = 0V, f = 1 MHz
POWER REQUIREMENTS					$V_{DD} = 5.5 \text{ V}$ , $Vss = -5.5 \text{ V}$
I <sub>DD</sub>	0.001			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
			1.0	μA max	
lss	0.001			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
			1.0	μA max	
V <sub>DD</sub> /V <sub>SS</sub>			±4.5/±16.5	V	Gnd = 0V
				min/max	

<sup>&</sup>lt;sup>1</sup> Guaranteed by design, not subject to production test.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

### Table 4.

Parameter	Ratings
V <sub>DD</sub> to V <sub>SS</sub>	35 V
V <sub>DD</sub> to GND	–0.3 V to +25 V
V <sub>ss</sub> to GND	+0.3 V to -25 V
Analog Inputs <sup>1</sup>	$V_{SS} - 0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$
Digital Inputs <sup>1</sup>	GND – 0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Peak Current, S or D	300 mA (pulsed at 1 ms, 10% duty cycle max)
Continuous Current, S or D	200 mA
Operating Temperature Range	
Automotive (Y Version)	-40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
16-Lead TSSOP, θ <sub>JA</sub> Thermal Impedance	150.4°C/W
16-Lead LFCSP, θ <sub>JA</sub> Thermal Impedance	72.7°C/W
Reflow Soldering Peak Temperature, Pb free	260°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition s above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>1</sup> Over voltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**




Figure 3.TSSOP Pin Configuration




Figure 4. LFCSP Pin Configuration

### **Table 5. Pin Function Descriptions**

Pin	Pin No.					
TSSOP	LFCSP	Mnemonic	Function			
1	15	IN1	Logic Control Input.			
2	16	S1A	Source Terminal. Can be an input or output.			
3	1	D1	Drain Terminal. Can be an input or output.			
4	2	S1B	Source Terminal. Can be an input or output.			
5	3	V <sub>ss</sub>	Most Negative Power Supply Potential.			
6	4	GND	Ground (0 V) Reference.			
7, 8, 14–16	5,7,13,14	NC	No Connect.			
9	6	IN2	Logic Control Input.			
10	8	S2A	Source Terminal. Can be an input or output.			
11	9	D2	Drain Terminal. Can be an input or output.			
12	10	S2B	Source Terminal. Can be an input or output.			
13	11	V <sub>DD</sub>	Most Positive Power Supply Potential.			
-	12	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, INx logic inputs determine the on switches.			

### **TRUTH TABLE FOR SWITCHES**

### Table 6. ADG1436 TSSOP Truth Table

INx	Switch xA	Switch xB
0	Off	On
1	On	Off

### Table 7. ADG1436 LFCSPTruth Table

EN	INx	SxA	SxB
0	Х	Off	Off
1	0	Off	On
1	1	On	Off

## TERMINOLOGY

IDD The positive supply current.

Iss The negative supply current.

 $\mathbf{V}_{D}\left(\mathbf{V}s\right)$  The analog voltage on Terminals D and S.

 $\mathbf{R}_{\text{ON}}$ The ohmic resistance between D and S.

 $\mathbf{R}_{\text{FLAT(ON)}}$ Flatness is defined as the difference between the maximum and minimum value of on resistance, as measured over the specified analog signal range.

Is (Off) The source leakage current with the switch off.

 $\mathbf{I}_{\mathrm{D}}$  (Off) The drain leakage current with the switch off.

 $\mathbf{I}_{D}\text{, }\mathbf{I}_{S}\left( On\right)$  The channel leakage current with the switch on.

 $V_{\mbox{\scriptsize INL}}$  The maximum input voltage for Logic 0.

 $V_{\mbox{\scriptsize INH}}$  The minimum input voltage for Logic 1.

 $I_{\rm INL} \left( I_{\rm INH} \right)$  The input current of the digital input.

Cs (Off)

The off switch source capacitance, measured with reference to ground.

C<sub>D</sub> (Off)

The off switch drain capacitance, measured with reference to ground.

 $C_{\text{D}}, C_{\text{S}}$  (On) The on switch capacitance, measured with reference to ground.

C<sub>IN</sub> The digital input capacitance.

 $t_{TRANS}$ The delay time between the 50% and 90% points of the digital input and switch on condition when switching from one address state to another.

**Charge Injection** A measure of the glitch impulse transferred from the digital input to the analog output during switching.

**Off Isolation** A measure of unwanted signal coupling through an off switch.

**Crosstalk** A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

**Bandwidth** The frequency at which the output is attenuated by 3 dB.

**On Response** The frequency response of the on switch.

**Insertion Loss** The loss due to the on resistance of the switch.

**THD + N** The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

## **TYPICAL PERFORMANCE CHARACTERISTICS**



Figure 5. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply



Figure 8. On Resistance as a Function of  $V_{\rm D}\,(V_{\rm S})$  for Different Temperatures, Single Supply



Figure 6, On Resistance as a Function of  $V_D$  ( $V_S$ ) for Single I Supply



Figure 7. On Resistance as a Function of  $V_{\rm D}$  (V\_s) for Different Temperatures, Dual Supply



Figure 9. Leakage Current as a Function of V<sub>D</sub> (V<sub>s</sub>)

TBD


Figure 10. Leakage Currents as a Function of V<sub>D</sub> (V<sub>S</sub>)

Figure 11. Leakage Current as a Function of  $V_D$  ( $V_S$ )



Figure 12. Leakage Currents as a Function of Temperature










Figure 15. Charge Injection vs. Source Voltage



Figure 16. t<sub>TRANSITION</sub> Times vs. Temperature



Figure 17. Off Isolation vs. Frequency







Figure 20. THD + N vs. Frequency


Figure 211. Capacitance vs. Source Voltage for Dual Supply Figure 222. Capacitance vs. Source Voltage for Single Supply


Figure 19. On Response vs. Frequency


TBD

## **TEST CIRCUITS**
















Figure 28. . Enable Delay, ton (EN), toff (EN)

## ADG1436

## **Preliminary Technical Data**








Figure 30. Off Isolation




Figure 32. Bandwidth







Figure 31. Channel-to-Channel Crosstalk





## **OUTLINE DIMENSIONS**





COMPLIANT TO JEDEC STANDARDS MO-220-VGGC

Figure 35. 16-Lead Lead Frame Chip Scale Package [VQ\_LFCSP]  $4 \, mm \times 4 \, mm$  Body, Very Thin Quad (CP-16-4) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG1436YRUZ	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1436YRUZ- REEL	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1436YRUZ- REEL7	–40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1436YCPZ- 500RL7	-40°C to +125°C	Lead Frame Chip Scale Package (LFCSP)	CP-16-4
ADG1436YCPZ- REEL7	-40°C to +125°C	Lead Frame Chip Scale Package (LFCSP)	CP-16-4

## NOTES

## NOTES



© 2007Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. PR06817-0-5/07(PrC)

Rev. PrC | Page 17 of 17